INTEGRATED CIRCUITS

USER MANUAL

P89LPC906/907/908

8-bit microcontrollers with accelerated two-clock 80C51 core 1KB 3V Low-Power byte-eraseable Flash with 128 Byte RAM

2003 Dec 8



PHILIPS

Table of Contents

P89LPC906/907/908

1.	Genera	I Description	7
		Pin Configurations	
		Product comparison	
		Pin Descriptions - P89LPC906	12
		Pin Descriptions - P89LPC907	13
		Pin Descriptions - P89LPC908	. 14
		Special function registers	
		Memory Organization	
2	Clocks	memory organization	
۷.	Olocko.	Enhanced CPU	
		Clock Definitions	
		CPU Clock (OSCCLK)	. 20 25
		Medium Speed Oscillator Option - P89LPC906	
		High Speed Oscillator Option - P89LPC906	
		Oscillator Option Selection- P89LPC906	
		Clock Output - P89LPC906	
		On-Chip RC oscillator Option	
.1		If CCLK is 8MH or slower, the CLKLP SFR bit (AUXR1.7) can be set to	
		consumption. On reset, CLKLP is '0' allowing highest performance access	
car	i then be	set in software if CCLK is running at 8MHz or slower	
		Watchdog Oscillator Option	. 20
		External Clock Input Option - P89LPC906	
		CPU Clock (CCLK) Wakeup Delay	
		CPU Clock (CCLK) Modification: DIVM Register	
		Low Power Select (P89LPC906)	
^	14	1_	
პ.	interrup	ts	
		Interrupt Priority Structure	
		External Interrupt Inputs	
		External Interrupt Pin Glitch Suppression	
4.	I/O Port	S	35
		Port Configurations	. 35
		Quasi-Bidirectional Output Configuration	
		Open Drain Output Configuration	
		Input-Only Configuration	
		Push-Pull Output Configuration	. 37
		Port 0 Analog Functions	
5.	Timers	0 and 1	
		Mode 0	
		Mode 2	
		Mode 3	
		Mode 6 - P89LPC907	
		Timer Overflow toggle output - P89LPC907	
		Cromon toggio output i ooti ooor	

2

Table of Contents

P89LPC906/907/908

6.	Real-Time Clock/System Timer	47
	Real-time Clock Source	47
	Changing RTCS1-0	50
	Real-time Clock Interrupt/Wake Up	
	Reset Sources Affecting the Real-time Clock	
7.	Power Monitoring Functions	
	Brownout Detection	53
	Power-On Detection	
	Power Reduction Modes	
8.	UART (P89LPC907, P89LPC908)	
	Mode 0	
	Mode 1	
	Mode 2	
	Mode 3	
	SFR Space	
	Baud Rate Generator and Selection	
	Updating the BRGR1 and BRGR0 SFRs	
	Framing Error	
	Break Detect	
	More About UART Mode 0	
	More About UART Mode 1	
	More About UART Modes 2 and 3	
	Framing Error and RI in Modes 2 and 3 with SM2 = 1	
	Break Detect	
	Double Buffering	
	Double Buffering in Different Modes	
	Transmit Interrupts with Double Buffering Enabled (Modes 1, 2 and 3)	
	The 9th Bit (Bit 8) in Double Buffering (Modes 1, 2 and 3)	
	Multiprocessor Communications	
	•	
0	Automatic Address Recognition	
9.	Reset	
	Power-On reset code execution	
10	. Analog Comparators	73
	Comparator Configuration	73
	Internal Reference Voltage	74
	Comparator Interrupt	
	Comparator and Power Reduction Modes	74
	Comparator Configuration Example	75
11	. Keypad Interrupt (KBI)	
	. Watchdog Timer	
_	Watchdog Function	
	Feed Sequence	
	Watchdog Timer in Timer Mode	

Table of Contents P89LPC906/907/908 Power down operation 84 Watchdog Clock Source 84 Periodic wakeup from Power down without an external oscillator........... 85 13. Additional Features...... 87 Software Reset 87 Dual Data Pointers...... 87 14. Flash program memory 89 General description 89 Features 89 Using Flash as data storage 89 Accessing additional flash elements 92 User Security Bytes 97 Boot Status 98

List of Figures

P89LPC906/907/908

List of Figures

Special function registers table - P89LPC906	
Special function registers table - P89LPC907	18
Special function registers table - P89LPC908	21
P89LPC906/907/908 Memory Map	
Using the Crystal Oscillator - P89LPC906	26
On-Chip RC Oscillator TRIM Register	27
Block Diagram of Oscillator Control - P89LPC906	28
Block Diagram of Oscillator Control- P89LPC907,P89LPC908	29
Interrupt priority level	31
Summary of Interrupts - P89LPC906	31
Summary of Interrupts - P89LPC907,P89LPC908	32
Interrupt sources, enables, and Power down Wake-up sources - P89LPC906	33
Interrupts sources, enables, and Power down Wake-up sources - P89LPC907,P89LPC9	
Number of I/O Pins Available	35
Port Output Configuration Settings	35
Quasi-Bidirectional Output	
Open Drain Output	
Input Only	37
Push-Pull Output	37
Port Output Configuration - P89LPC906	38
Port Output Configuration - P89LPC907	
Port Output Configuration - P89LPC908	38
Additional Port Features	
Timer/Counter Mode Control register (TMOD)	41
Timer/Counter Auxiliary Mode Control register (TAMOD)	
Timer/Counter Control register (TCON)	
Timer/Counter 0 or 1 in Mode 0 (13-bit counter)	44
Timer/Counter 0 or 1 in Mode 1 (16-bit counter)	
Timer/Counter 0 or 1 in Mode 2 (8-bit auto-reload)	
Timer/Counter 0 Mode 3 (two 8-bit counters)	
Timer/Counter 0 in Mode 6 (PWM auto-reload), P89LPC907	45
Real-time clock/system timer Block Diagram	
Real-time Clock/Śystem Timer Clock Source - P89LPC906	48
Real-time Clock/System Timer Clock Source - P89LPC907,P89LPC908	49
RTCCON Register	51
Brownout Options	54
Power Reduction Modes	55
Power Control Register (PCON)	56
Power Control Register (PCONA)	57
SFR Locations for UARTs	60
Baud Rate Generation for UART	60
BRGCON Register	61
Baud Rate Generations for UART (Modes 1, 3)	61

List of Figures P89LPC906/907/908 Serial Port Control Register (SCON)..... Serial Port Status Register (SSTAT)..... Serial Port Mode 0 (Double Buffering Must Be Disabled)..... Serial Port Mode 1 (Only Single Transmit Buffering Case Is Shown)...... Block Diagram of Reset..... Comparator Control Register (CMP1)..... Watchdog Timer Control Register..... Watchdog Timer in Watchdog Mode (WDTE = 1)...... Assembly language routine to erase/program all or part of a page...... Effects of Security Bits Boot Vector (BOOTVEC)..... Boot Status (BOOTSTAT)......

GENERAL DESCRIPTION


P89LPC906/907/908

1. GENERAL DESCRIPTION

The P89LPC906/907/908 is a single-chip microcontroller designed for applications demanding high-integration, low cost solutions over a wide range of performance requirements. The P89LPC906/907/908 is based on a high performance processor architecture that executes instructions six times the rate of standard 80C51 devices. Many system level functions have been incorporated into the P89LPC906/907/908 in order to reduce component count, board space, and system cost.


PIN CONFIGURATIONS

8-Pin Packages



GENERAL DESCRIPTION

P89LPC906/907/908



PRODUCT COMPARISON


The following table highlights differences between these three devices.

Part number	Ext crystal nine	CLKOUT output	TO DWM output	Analog comparator	UA	RT
1 art mamber	Ext crystal pills	OLIKOOT output	101 Will Output		TxD	RxD
P89LPC906	Х	Х	-	Х	-	-
P89LPC907	-	-	Х	Х	X	•
P89LPC908	-	-	-	X	X	X

GENERAL DESCRIPTION

P89LPC906/907/908

Block Diagram - P89LPC906




9 2003 Dec 8

GENERAL DESCRIPTION

P89LPC906/907/908


Block Diagram - P89LPC907



GENERAL DESCRIPTION

P89LPC906/907/908

Block Diagram - P89LPC908



11 2003 Dec 8

GENERAL DESCRIPTION

P89LPC906/907/908

PIN DESCRIPTIONS - P89LPC906

Mnemonic	Pin no.	Туре	Name and	function
P0.4 - P0.6	3, 7,8	I/O	Port 0:	Port 0 is an I/O port with a user-configurable output types. During reset Port
				0 latches are configured in the input only mode with the internal pullup
				disabled. The operation of port 0 pins as inputs and outputs depends upon
				the port configuration selected. Each port pin is configured independently. Refer to the section Port Configurations on page 35 and the DC Electrical
				Characteristics in the datasheet for details.
			The Keypa	d Interrupt feature operates with port 0 pins.
				ve Schmitt triggered inputs.
			-	provides various special functions as described below.
	8	I/O	P0.4	Port 0 bit 4.
	-	1	CIN1A	
		I	KBI4	Keyboard Input 4.
	7	I/O	P0.5	Port 0 bit 5.
		I	CMPRE	FComparator reference (negative) input.
		I	KBI5	Keyboard Input 5.
	3	I/O	P0.6	Port 0 bit 6.
		0	CMP1	Comparator 1 output.
		I	KBI6	Keyboard Input 6.
P1.5	1	ı	P1.5	Port 1 bit 5. (Input only)
		I	RST	External Reset input during power-on or if selected via UCFG1. When
				functioning as a reset input a low on this pin resets the microcontroller,
				causing I/O ports and peripherals to take on their default states, and the processor begins execution at address 0. Also used during a power-on
				sequence to force In-Circuit Programming mode.
P3.0 - P3.1	4,5	I/O	Port 3	Port 3 is an I/O port with a user-configurable output types. During reset Port
				3 latches are configured in the input only mode with the internal pullups
				disabled. The operation of port 3 pins as inputs and outputs depends upon
				the port configuration selected. Each port pin is configured independently. Refer to the section Port Configurations on page 35 and the DC Electrical
				Characteristics in the datasheet for details.
			All pins hav	ve Schmitt triggered inputs.
				provides various special functions as described below:
	5	I/O	P3.0	Port 3 bit 0.
		0	XTAL2	Output from the oscillator amplifier (when a crystal oscillator option is
				selected via the FLASH configuration).
		0	CLKOU	TCPU clock divided by 2 when enabled via SFR bit (ENCLK - TRIM.6). It can
				be used if the CPU clock is the internal RC oscillator, watchdog oscillator or
				external clock input, except when XTAL1/XTAL2 are used to generate clock source for the Real-Time clock/system timer.
	4	I/O	P3.1	Port 3 bit 1.
	7	"0	XTAL1	Input to the oscillator circuit and internal clock generator circuits (when
		· ·	XIALI	selected via the FLASH configuration). It can be a port pin if internal RC
				oscillator or watchdog oscillator is used as the CPU clock source, AND if
				XTAL1/XTAL2 are not used to generate the clock for the Real-Time clock/
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			Cround: 0	system timer.
V _{SS}	2			V reference.
V_{DD}	6	I		pply: This is the power supply voltage for normal operation as well as Idle and p modes
			Power dow	II IIIUUES.

GENERAL DESCRIPTION

P89LPC906/907/908

PIN DESCRIPTIONS - P89LPC907

Mnemonic	Pin no.	Туре	Name and	function
P0.4 - P0.6	3, 7,8	I/O	Port 0:	Port 0 is an I/O port with a user-configurable output types. During reset Port 0 latches are configured in the input only mode with the internal pullup disabled. The operation of port 0 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to the section Port Configurations on page 35 and the DC Electrical Characteristics in the datasheet for details.
			The Keypa	d Interrupt feature operates with port 0 pins.
			All pins hav	re Schmitt triggered inputs.
			Port 0 also	provides various special functions as described below.
	8	I/O	P0.4	Port 0 bit 4.
		I	CIN1A	Comparator 1 positive input.
		I	KBI4	Keyboard Input 4.
	7	I/O	P0.5	Port 0 bit 5.
		I	CMPRE	FComparator reference (negative) input.
		I	KBI5	Keyboard Input 5.
	3	I/O	P0.6	Port 0 bit 6.
		0	CMP1	Comparator 1 output.
		I	KBI6	Keyboard Input 6.
P1.0-P1.5	1,4,5		Port 1:	Port 1 is an I/O port with a user-configurable output types. During reset Port 1 latches are configured in the input only mode with the internal pull-up disabled. The operation of the configurable port 1 pins as inputs and outputs depends upon the port configuration selected. Each of the configurable port pins are programmed independently. Refer to the section Port Configurations on page 35 and the DC Electrical Characteristics in the datasheet for details.
			P1.5 is inp	ut only.
			All pins hav	re Schmitt triggered inputs.
			Port 1 also	provides various special functions as described below.
	5	I/O	P1.0	Port 1 bit 0.
		0	TxD	Serial port transmitter data.
	4	I/O	P1.2	Port 1 bit 2.
		I/O	T0	Timer 0 external clock input, toggle output, PWM output.
	1	I	P1.5	Port 1 bit 5. (Input only)
		I	RST	External Reset input during power-on or if selected via UCFG1. When functioning as a reset input a low on this pin resets the microcontroller, causing I/O ports and peripherals to take on their default states, and the processor begins execution at address 0. Also used during a power-on sequence to force In-Circuit Programming mode.
V _{SS}	2	I	Ground: 0	√ reference.
V _{DD}	6	I		pply: This is the power supply voltage for normal operation as well as Idle down modes.

GENERAL DESCRIPTION

P89LPC906/907/908

PIN DESCRIPTIONS - P89LPC908

Mnemonic	Pin no.	Туре	Name and	function
P0.4 - P0.6	3, 7,8	I/O	Port 0:	Port 0 is an I/O port with a user-configurable output types. During reset Port 0 latches are configured in the input only mode with the internal pullup disabled. The operation of port 0 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to the section Port Configurations on page 35 and the DC Electrical Characteristics in the datasheet for details.
			The Keypa	d Interrupt feature operates with port 0 pins.
			All pins hav	ve Schmitt triggered inputs.
			Port 0 also	provides various special functions as described below.
	8	I/O	P0.4	Port 0 bit 4.
		I	CIN1A	Comparator 1 positive input.
		I	KBI4	Keyboard Input 4.
	7	I/O	P0.5	Port 0 bit 5.
		I		FComparator reference (negative) input.
		I	KBI5	Keyboard Input 5.
	3	I/O	P0.6	Port 0 bit 6.
		0	CMP1	Comparator 1 output.
		l	KBI6	Keyboard Input 6.
P1.0 - P1.5	1,4,5		Port 1:	Port 1 is an I/O port with a user-configurable output types. During reset Port 1 latches are configured in the input only mode with the internal pull-up disabled. The operation of the configurable port 1 pins as inputs and outputs depends upon the port configuration selected. Each of the configurable port pins are programmed independently. Refer to the section Port Configurations on page 35 and the DC Electrical Characteristics in the datasheet for details.
			P1.5 is inp	ut only.
			All pins hav	ve Schmitt triggered inputs.
			Port 1 also	provides various special functions as described below.
	5	I/O	P1.0	Port 1 bit 0.
		0	TxD	Serial port transmitter data.
	4	I/O	P1.1	Port 1 bit 1.
		I	RxD	Serial port receiver data.
	1	Ι	P1.5	Port 1 bit 5. (Input only)
		I	RST	External Reset input during power-on or if selected via UCFG1. When functioning as a reset input a low on this pin resets the microcontroller, causing I/O ports and peripherals to take on their default states, and the processor begins execution at address 0. Also used during a power-on sequence to force In-Circuit Programming mode.
V _{SS}	2	I	Ground: 0	V reference.
V _{DD}	6	I		oply: This is the power supply voltage for normal operation as well as Idle down modes.

GENERAL DESCRIPTION

P89LPC906/907/908

Special function registers

Note: Special function registers (SFRs) accesses are restricted in the following ways:

- 1. User must NOT attempt to access any SFR locations not defined.
- 2. Accesses to any defined SFR locations must be strictly for the functions for the SFRs.
- 3. SFR bits labeled '-', '0' or '1' can ONLY be written and read as follows:
 - '-' Unless otherwise specified, MUST be written with '0', but can return any value when read (even if it was written with '0'). It is a reserved bit and may be used in future derivatives.
 - '0' MUST be written with '0', and will return a '0' when read.
 - '1' MUST be written with '1', and will return a '1' when read.

Table 1: Special function registers table - P89LPC906

Name	Description	SFR		Bit Functions and Addresses									
Name	Description	Address	MSB							LSB	Hex	Binary	
			E7	E6	E5	E4	E3	E2	E1	E0			
ACC*	Accumulator	E0H									00H	00000000	
AUXR1#	Auxiliary Function Register	A2H	CLKLP	_	_	ENT0	SRST	0	T -	DPS	00H ¹	000000x0	
	, and an integration	7					0.101		l	2.0	00	CCCCCAC	
			F7	F6	F5	F4	F3	F2	F1	F0			
B*	B Register	F0H									00H	00000000	
CMD4#	Comparator 4 Control Degister	ACII	_	_	CE1	_	CN4	OE1	CO1	CMF1	0011	xx000000	
CMP1#	Comparator 1Control Register	ACH	-	-	CET	-	CN1	UET	COT	CIVIF	00H ¹	XXUUUUUU	
DIVM#	CPU Clock Divide-by-M Control	95H									00H	00000000	
DPTR	Data Pointer (2 bytes)												
DPH	Data Pointer High	83H									00H	00000000	
DPL	Data Pointer Low	82H									00H	00000000	
FMADRH#	Program Flash Address High	E7H									00H	00000000	
	Program Flash Address Low	E6H									00H	00000000	
	Program Flash Control (Read)		BUSY	-	-	-	HVA	HVE	SV	OI	70H	01110000	
FMCON#	Program Flash Control (Write)	E4H	FMCMD.	FMCMD.	FMCMD.	FMCMD.	FMCMD.	FMCMD.	FMCMD.	FMCMD.			
FMDATA#	Program Flash Data	E5H	-			1					00H	00000000	
IEN0*	Interrupt Enable 0	A8H	EA	EWDRT	EBO	-	ET1	-	ET0	-	00H	00000000	
							•	•	•				
			EF	EE	ED	EC	EB	EA	E9	E8			
IEN1*#	Interrupt Enable 1	E8H	-	-	-	-	-	EC	EKBI	-	00H ¹	00x00000	
			BF	BE	BD	ВС	BB	BA	В9	В8			
IP0*	Interrupt Priority 0	B8H	-	PWDRT	PBO	-	PT1	-	PT0	-	00H ¹	x0000000	
	, , , ,			<u> </u>		l]]		<u> </u>			
IP0H#	Interrupt Priority 0 High	В7Н	-	PWDRT H	РВОН	-	PT1H	-	PT0H	-	00H ¹	x0000000	
			FF	FE	FD	FC	FB	FA	F9	F8			
IP1*#	Interrupt Priority 1	F8H	-	-	-	-	-	PC	PKBI	-	00H ¹	00x00000	

GENERAL DESCRIPTION

P89LPC906/907/908

Nome	Description	SFR			Bit F	unctions a	and Addre	esses			Res	et Value
Name	Description	Address	MSB							LSB	Hex	Binary
104114	Intermed Driesite 4 High	F711		I	I			DOLL	DIADILI		001.1	0000000
IP1H#	Interrupt Priority 1 High	F7H	-	-	-	-	-	PCH	PKBIH	-	00H ¹	00x00000
KBCON#	Keypad Control Register	94H	-	-	-	-	-	_	PATN_S EL	KBIF	00H ¹	xxxxxx00
KBMASK#	Keypad Interrupt Mask Register	86H									00H	00000000
KBPATN#	Keypad Pattern Register	93H									FFH	11111111
			87	86	85	84	83	82	81	80		
P0*	Port 0	80H	-	CMP1/ KB6	CMPREF/ KB5	CIN/1A KB4	-	-	-	-	1	Note 1
			97	96	95	94	93	92	91	90		
P1*	Port 1	90H	-	-	RST	-	-	-	-	-		
			В7	B6	B5	B4	В3	B2	B1	В0		
P3*	Port 3	вон	-	-	-	-	-	-	XTAL1	XTAL2	1	Note 1
				ı	ı							
P0M1#	Port 0 Output Mode 1	84H	-	(P0M1.6)	` ,	,	-	-	-	-	FFH	11111111
P0M2#	Port 0 Output Mode 2	85H	-	,	(P0M2.5)	, ,	-	-	-	-	00H	00000000
P1M1#	Port 1 Output Mode 1	91H	-	-	(P1M1.5)	-	-	-	-	-	FFH ¹	11111111
P1M2# P3M1#	Port 1 Output Mode 2	92H	-	-	(P1M2.5)	-	-	-	- (D2M4.4)	- (D2M4_0)	00H ¹	00000000
P3M2#	Port 3 Output Mode 1 Port 3 Output Mode 2	B1H B2H	-	-	-	-	-	-	(P3M1.1) (P3M2.1)	, ,	00H ¹	xxxxxx11 xxxxxx00
I SIVIZ#	ort 5 Output Mode 2	DZII		_	_				(I 3IVIZ.1)	(1 31012.0)	0011	*********
PCON#	Power Control Register	87H	-	-	BOPD	BOI	GF1	GF0	PMOD1	PMOD0	00H	00000000
PCONA#	Power Control Register A	В5Н	RTCPD	-	VCPD	-	1	-	-	ı	00H ¹	00000000
			D7	D6	D5	D4	D3	D2	D1	D0		
PSW*	Program Status Word	D0H	CY	AC	F0	RS1	RS0	OV	F1	Р	00H	00000000
PT0AD#	Port 0 Digital Input Disable	F6H	-	-	PT0AD.5	PT0AD.4	-	-	-	-	00H	xx00000x
RSTSRC#	Reset Source Register	DFH	-	-	BOF	POF	-	R_WD	R_SF	R_EX	1	Note 2
				T	T				T		4.5	
	Real-Time Clock Control	D1H	RTCF	RTCS1	RTCS0	-	-	-	ERTC	RTCEN		011xxx00
RTCH#	Real-Time Clock Register High	D2H									00H ⁵	00000000
RTCL#	Real-Time Clock Register Low	D3H									UUH	00000000
SP	Stack Pointer	81H									07H	00000111
TAMOD#	Timer 0 Auxiliary Mode	8FH	-	-	-	-	-	-	-	T0M2	00H	xxx0xxx0
			8F	8E	8D	8C	8B	8A	89	88		
TCON*	Timer 0 and 1 Control	88H	TF1	TR1	TF0	TR0	-	-	-	-	00H	00000000
				l	<u> </u>		<u> </u>		1	<u> </u>		

GENERAL DESCRIPTION

P89LPC906/907/908

Name	Description	SFR			Bit F	unctions	and Addre	esses			Res	et Value
Name	Description	Address	MSB							LSB	Hex	Binary
TH0	Timer 0 High	8CH									00H	00000000
TH1	Timer 1 High	8DH									00H	00000000
TL0	Timer 0 Low	8AH									00H	00000000
TL1	Timer 1 Low	8BH									00H	00000000
TMOD	Timer 0 and 1 Mode	89H	-	-	T1M1	T1M0	-	-	T0M1	T0M0	00H	00000000
TRIM#	Internal Oscillator Trim Register	96H	-	ENCLK	TRIM.5	TRIM.4	TRIM.3	TRIM.2	TRIM.1	TRIM.0	No	otes 4,5
				•			•					
WDCON#	Watchdog Control Register	A7H	PRE2	PRE1	PRE0	-	-	WDRUN	WDTOF	WDCLK	No	otes 3,5
WDL#	Watchdog Load	C1H		•			•				FFH	11111111
WFEED1#	Watchdog Feed 1	C2H										
WFEED2#	Watchdog Feed 2	СЗН										

GENERAL DESCRIPTION

P89LPC906/907/908

Table 2: Special function registers table - P89LPC907

Name	Description	SFR			Bit F	unctions	and Addre	esses			Res	et Value
Name	Description	Address	MSB							LSB	Hex	Binary
				50		- 4	5 0	- 0	- 4	F0		
A 0.0*	A	FOLI	E7	E6	E5	E4	E3	E2	E1	E0	0011	0000000
ACC*	Accumulator	E0H									00H	00000000
AUXR1#	Auxiliary Function Register	A2H	_	_	_	_	SRST	0	_	DPS	00H ¹	000000x0
7.07(17)	ruxiliary runotion register	7.211					ONOT			D. 0	0011	00000000
			F7	F6	F5	F4	F3	F2	F1	F0		
B*	B Register	F0H									00H	00000000
				· L			· L		· L			
BRGR0#§	Baud Rate Generator Rate Low	BEH									00H	00000000
BRGR1#§	Baud Rate Generator Rate High	BFH									00H	00000000
				T	ı		T		T	1		
BRGCON#	Baud Rate Generator Control	BDH	-	-	-	-	-	-	SBRGS	BRGEN	00H	xxxxxx00
				1						T	1	
CMP1#	Comparator 1 Control Register	ACH	-	-	CE1	-	CN1	OE1	CO1	CMF1	00H ¹	xx000000
DIVM#	CPU Clock Divide-by-M Control	95H									00H	00000000
DIVIVI#	CFO Clock Divide-by-ivi Control	9311									0011	0000000
DPTR	Data Pointer (2 bytes)											
DPH	Data Pointer High	83H									00H	00000000
DPL	Data Pointer Low	82H									00H	00000000
FMADRH#	Program Flash Address High	E7H									00H	00000000
FMADRL#	Program Flash Address Low	E6H									00H	00000000
	Program Flash Control (Read)		BUSY	-	-	-	HVA	HVE	SV	OI	70H	01110000
FMCON#	Program Flash Control (Write)	E4H	FMCMD.	FMCMD.	FMCMD. 5	FMCMD.	FMCMD.	FMCMD.	FMCMD.	FMCMD.		
FMDATA#	Program Flash Data	E5H								1 -	00H	00000000
IEN0*	Interrupt Enable 0	A8H	EA	EWDRT	EBO	ES	ET1	-	ET0	-	00H	00000000
					<u>I</u>					1		
			EF	EE	ED	EC	EB	EA	E9	E8		
IEN1*#	Interrupt Enable 1	E8H	-	EST	-	-	-	EC	EKBI	-	00H ¹	00x00000
			BF	BE	BD	BC	BB	BA	В9	B8		
IP0*	Interrupt Priority 0	B8H	-	PWDRT	PBO	PS	PT1	-	PT0	-	00H ¹	x0000000
				DWDDT	1		1		1	T		
IP0H#	Interrupt Priority 0 High	В7Н	-	PWDRT H	РВОН	PSH	PT1H	-	PT0H	-	00H ¹	x0000000
			FF	FE	FD	FC	FB	FA	F9	F8		
IP1*#	Interrupt Priority 1	F8H	-	PST	-	-	-	PC	PKBI	-	00H ¹	00x00000
IP1H#	Interrupt Priority 1 High	F7H	-	PSTH	-	-	-	PCH	PKBIH	-	00H ¹	00x00000
					ı				T	1		
KBCON#	Keypad Control Register	94H	-	-	-	-	-	-	PATN_S EL	KBIF	00H ¹	xxxxxx00

GENERAL DESCRIPTION

P89LPC906/907/908

	B tatta	SFR			Bit F	unctions a	and Addre	esses			Res	et Value
Name	Description	Address	MSB							LSB	Hex	Binary
	Keypad Interrupt Mask Register	86H									00H	00000000
KBPATN#	Keypad Pattern Register	93H									FFH	11111111
			87	86	85	84	83	82	81	80		
P0*	Port 0	80H	_	CMP1/	CMPREF/	CIN1A/	_	KB2	_	KB0	١,	Note 1
				KB6	KB5	KB4					-	
			97	96	95	94	93	92	91	90		
P1*	Port 1	90H	-	-	RST	-	-	T0	-	TxD	:	
			B7	B6	B5	B4	В3	B2	B1	В0		
P0M1#	Port 0 Output Mode 1	84H	_ [(P0M1.6)	(P0M1.5)	(P0M1.4)	-	(P0M1.2)	_	(P0M1.0)	FFH	11111111
P0M2#	Port 0 Output Mode 2	85H	-	(P0M2.6)		(P0M2.4)	-	(P0M2.2)	-	(P0M2.0)	00H	00000000
P1M1#	Port 1 Output Mode 1	91H	_	-	(P1M1.5)	-	-	(P1M1.2)	_	(P1M1.0)	FFH ¹	11111111
P1M2#	Port 1 Output Mode 2	92H	-	-	(P1M2.5)	-	-	(P1M2.2)	-	(P1M2.0)	00H ¹	00000000
			1		ı							
PCON#	Power Control Register	87H	SMOD1	SMOD0	BOPD	BOI	GF1	GF0	PMOD1	PMOD0	00H	00000000
PCONA#	Power Control Register A	B5H	RTCPD		VCPD			-	SPD		00H ¹	00000000
			5.7	Do	D.5	D.4	D 0	DO	D.4	Do		
PSW*	Program Status Word	D0H	D7 CY	D6 AC	D5 F0	D4 RS1	D3 RS0	D2 OV	D1 F1	D0 P	00H	00000000
1 000	i rogram otatus vvoru	Don	01	A0	10	101	1100	OV		'	0011	00000000
PT0AD#	Port 0 Digital Input Disable	F6H	-	-	PT0AD.5	PT0AD.4	-	-	-	-	00H	xx00000x
					•							
RSTSRC#	Reset Source Register	DFH	-	-	BOF	POF	-	R_WD	R_SF	R_EX	1	lote 2
DTCCON#	Real-Time Clock Control	Dall	RTCF	RTCS1	RTCS0		_	_	ERTC	RTCEN	co. 1.5	011xxx00
RTCCON#	Real-Time Clock Control Real-Time Clock Register High	D1H D2H	RICE	RICST	RICSU	-	-	-	ERIC	RICEN	00H ⁵	00000000
	Real-Time Clock Register Low	D3H										00000000
	J											
SBUF	Serial Port Data Buffer Register	99H									xxH	xxxxxxx
00014	Out to Double Land	0011	9F	9E	9D	9C	9B	9A	99	98	0011	0000000
SCON*	Serial Port Control	98H	SM0	SM1	SM2	-	TB8	-	TI	-	00H	00000000
SSTAT#	Serial Port Extended Status Register	BAH	DBMOD	INTLO	CIDIS	DBISEL	-	-	-	-	00H	00000000
	, and the second				ı							
SP	Stack Pointer	81H									07H	00000111
					1				1			
TAMOD#	Timer 0 Auxiliary Mode	8FH	-	-	-	-	-	-	-	T0M2	00H	xxx0xxx0
			or	o۲	0 D	۰.	on.	0.4	00	00		
TCON*	Timer 0 and 1 Control	88H	8F TF1	8E TR1	8D TF0	8C TR0	8B -	8A -	89 -	88	00H	00000000
		0011	_ '' '		.,,			<u> </u>		<u> </u>	5511	3000000

GENERAL DESCRIPTION

P89LPC906/907/908

Name	Description	SFR			Bit F	unctions a	and Addre	esses			Res	et Value
Name	Description	Address	MSB							LSB	Hex	Binary
TH0	Timer 0 High	8CH									00H	00000000
TH1	Timer 1 High	8DH									00H	00000000
TL0	Timer 0 Low	8AH									00H	00000000
TL1	Timer 1 Low	8BH									00H	00000000
TMOD	Timer 0 and 1 Mode	89H	-	-	T1M1	T1M0	-	-	T0M1	T0M0	00H	00000000
							•			•		
TRIM#	Internal Oscillator Trim Register	96H	-	-	TRIM.5	TRIM.4	TRIM.3	TRIM.2	TRIM.1	TRIM.0	No	otes 4,5
							•					
WDCON#	Watchdog Control Register	A7H	PRE2	PRE1	PRE0	-	-	WDRUN	WDTOF	WDCLK	No	otes 3,5
WDL#	Watchdog Load	C1H					•	•		•	FFH	11111111
WFEED1#	Watchdog Feed 1	C2H										
WFEED2#	Watchdog Feed 2	СЗН										

GENERAL DESCRIPTION

P89LPC906/907/908

Table 3: Special function registers table - P89LPC908

Name	Description		SFR Bit Functions and Addresses								Reset Value	
	•	Address	MSB							LSB	Hex	Binary
			F-7	F0		5 4	F0	F0	- 4	Ε0		
A 0.0*	A	FOLL	E7	E6	E5	E4	E3	E2	E1	E0	0011	0000000
ACC*	Accumulator	E0H									00H	00000000
AUXR1#	Auxiliary Function Register	A2H	-	EBRR	_	-	SRST	0	-	DPS	00H ¹	000000x0
				ı			ı		ı			
			F7	F6	F5	F4	F3	F2	F1	F0		
B*	B Register	F0H									00H	00000000
BRGR0#§	Baud Rate Generator Rate Low	BEH									00H	00000000
•	Baud Rate Generator Rate High	BFH									00H	00000000
BRGCON# I	Baud Rate Generator Control	BDH	-	-	-	-	-	-	SBRGS	BRGEN	00H	xxxxxx00
CMP1#	Comparator 1 Control Register	ACH	-	_	CE1	_	CN1	OE1	CO1	CMF1	00H ¹	xx000000
	,			ı			ı			l.		
DIVM#	CPU Clock Divide-by-M Control	95H									00H	00000000
DPTR I	Data Pointer (2 bytes)											
	Data Pointer High	83H									00H	00000000
DPL I	Data Pointer Low	82H									00H	00000000
EMADDU#	Program Flash Address High	E7H									00H	00000000
	Program Flash Address Low	E6H									00H	00000000
	Program Flash Control (Read)	Lori	BUSY	Ι -	_	_	HVA	HVE	SV	OI	70H	01110000
FMCON#	Program Flash Control (Write)	E4H	FMCMD.	FMCMD.	FMCMD.	FMCMD.	FMCMD.	FMCMD.	FMCMD.	FMCMD.		01110000
FMDATA#	Program Flash Data	E5H			3				<u>'</u>	1 0	00H	00000000
	Interrupt Enable 0	A8H	EA	EWDRT	EBO	ES/ESR	ET1	_	ET0	_	00H	00000000
			EF	EE	ED	EC	EB	EA	E9	E8		
IEN1*#	Interrupt Enable 1	E8H	-	EST	-	-	-	EC	EKBI	-	00H ¹	00x00000
			BF	BE	BD	ВС	ВВ	ВА	В9	В8		
IP0*	Interrupt Priority 0	В8Н	-	PWDRT	PBO	PS/PSR	PT1	-	PT0	-	00H ¹	x0000000
								•				
IP0H#	Interrupt Priority 0 High	В7Н	-	PWDRT H	РВОН	PSH/ PSRH	PT1H	-	РТ0Н	-	00H ¹	x0000000
			FF	FE	FD	FC	FB	FA	F9	F8		
IP1*#	Interrupt Priority 1	F8H	-	PST	-	-	-	PC	PKBI	-	00H ¹	00x00000
IP1H#	Interrupt Priority 1 High	F7H	_	PSTH	_		_	PCH	PKBIH	_	00H ¹	00x00000
		'''		1 . 5			1	1 . 511	1 110111	<u> </u>	- 5511	30,0000
KBCON# I	Keypad Control Register	94H	_	-	-	-	_	-	PATN_S EL	KBIF	00H ¹	xxxxxx00

GENERAL DESCRIPTION

P89LPC906/907/908

Now-	Description	SFR			Bit F	unctions a	and Addr	esses			Res	leset Value	
Name	Description	Address	MSB							LSB	Hex	Binary	
KBMASK#	Keypad Interrupt Mask Register	86H									00H	00000000	
KBPATN#	Keypad Pattern Register	93H									FFH	11111111	
			87	86	85	84	83	82	81	80			
P0*	Port 0	80H	-	CMP1/ KB6	CMPREF/ KB5	CIN1A/ KB4	-	KB2	-	-	1	Note 1	
			97	96	95	94	93	92	91	90			
P1*	Port 1	90H	-	-	RST	-	-	-	RxD	TxD			
P0M1#	Port 0 Output Mode 1	84H	_	(P0M1.6)	(P0M1.5)	(P0M1.4)	-	(P0M1.2)	-	-	FFH	11111111	
P0M2#	Port 0 Output Mode 2	85H	-	(P0M2.6)	(P0M2.5)	(P0M2.4)	-	(P0M2.2)	-	-	00H	00000000	
P1M1#	Port 1 Output Mode 1	91H	-	-	(P1M1.5)	-	-	-	(P1M1.1)	(P1M1.0)	FFH ¹	11111111	
P1M2#	Port 1 Output Mode 2	92H	-	-	(P1M2.5)	-	-	-	(P1M2.1)	(P1M2.0)	00H ¹	00000000	
PCON#	Power Control Register	87H	SMOD1	SMOD0	BOPD	BOI	GF1	GF0	PMOD1	PMOD0	00H	00000000	
PCONA#	Power Control Register A	B5H	RTCPD	OMODO	VCPD	501	5	-	SPD	TIMODO	00H ¹	00000000	
			D7	D6	D5	D4	D3	D2	D1	D0			
PSW*	Program Status Word	D0H	CY	AC	F0	RS1	RS0	OV	F1	P	00H	00000000	
				1	1	1		1	1	1			
PT0AD#	Port 0 Digital Input Disable	F6H	-	-	PT0AD.5	PT0AD.4	-	PT0AD.2	-	-	00H	xx00000x	
RSTSRC#	Reset Source Register	DFH	-	-	BOF	POF	R_BK	R_WD	R_SF	R_EX	1	Note 2	
RTCCON#	Real-Time Clock Control	D1H	RTCF	RTCS1	RTCS0	-	-	-	ERTC	RTCEN	60H ^{1,5}	011xxx00	
RTCH#	Real-Time Clock Register High	D2H		I.		II.			I.		00H ⁵	00000000	
RTCL#	Real-Time Clock Register Low	D3H									00H ⁵	00000000	
SADDR#	Serial Port Address Register	А9Н									00H	00000000	
SADEN#	Serial Port Address Enable	В9Н									00H	00000000	
SBUF	Serial Port Data Buffer Register	99H									xxH	xxxxxxx	
			9F	9E	9D	9C	9B	9A	99	98			
SCON*	Serial Port Control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	00H	00000000	
SSTAT#	Serial Port Extended Status Register	ВАН	DBMOD	INTLO	CIDIS	DBISEL	FE	BR	OE	STINT	00H	00000000	
SP	Stack Pointer	81H									07H	00000111	
			8F	8E	8D	8C	8B	A8	89	88			
TCON*	Timer 0 and 1 Control	88H	TF1	TR1	TF0	TR0	-	-	-	-	00H	00000000	
TH0	Timer 0 High	8CH									00H	00000000	
TH1	Timer 1 High	8DH									00H	00000000	

GENERAL DESCRIPTION

P89LPC906/907/908

Nome	Description	SFR			Bit F	unctions	and Addre	esses			Reset Value	
Name	Description	Address	MSB							LSB	Hex	Binary
TL0	Timer 0 Low	8AH									00H	00000000
TL1	Timer 1 Low	8BH									00H	00000000
TMOD	Timer 0 and 1 Mode	89H	-	-	T1M1	T1M0	-	-	T0M1	T0M0	00H	00000000
				•			•			•		
TRIM#	Internal Oscillator Trim Register	96H	-	-	TRIM.5	TRIM.4	TRIM.3	TRIM.2	TRIM.1	TRIM.0	No	tes 4,5
				•			•			•		
WDCON#	Watchdog Control Register	A7H	PRE2	PRE1	PRE0	-	-	WDRUN	WDTOF	WDCLK	No	tes 3,5
WDL#	Watchdog Load	C1H		•			•			•	FFH	11111111
WFEED1#	Watchdog Feed 1	C2H										
WFEED2#	Watchdog Feed 2	СЗН										

Notes:

- * SFRs are bit addressable.
- # SFRs are modified from or added to the 80C51 SFRs.
- Reserved bits, must be written with 0's.
- § BRGR1 and BRGR0 must only be written if BRGEN in BRGCON SFR is '0'. If any of them is written if BRGEN = 1, result is unpredictable.

Unimplemented bits in SFRs (labeled '-') are X (unknown) at all times. Unless otherwise specified, ones should not be written to these bits since they may be used for other purposes in future derivatives. The reset values shown for these bits are '0's although they are unknown when read.

- 1. All ports are in input only (high impendance) state after power-up.
- 2. The RSTSRC register reflects the cause of the P89LPC906/907/908 reset. Upon a power-up reset, all reset source flags are cleared except POF and BOF the power-on reset value is xx110000.
- 3. After reset, the value is 111001x1, i.e., PRE2-PRE0 are all 1, WDRUN=1 and WDCLK=1. WDTOF bit is 1 after watchdog reset and is 0 after power-on reset. Other resets will not affect WDTOF.
- 4. On power-on reset, the TRIM SFR is initialized with a factory preprogrammed value. Other resets will not cause initialization of the TRIM register.
- 5. The only reset source that affects these SFRs is power-on reset.

GENERAL DESCRIPTION

P89LPC906/907/908

MEMORY ORGANIZATION

The P89LPC906/907/908 memory map is shown in Figure 1-1.




Figure 1-1: P89LPC906/907/908 Memory Map

The various P89LPC906/907/908 memory spaces are as follows:

DATA 128 bytes of internal data memory space (00h..7Fh) accessed via direct or indirect addressing, using instructions

other than MOVX and MOVC.

SFR Special Function Registers. Selected CPU registers and peripheral control and status registers, accessible only via

direct addressing.

CODE 1KB of Code memory accessed as part of program execution and via the MOVC instruction.

CLOCKS P89LPC906/907/908

2. CLOCKS

ENHANCED CPU

The **P89LPC906/907/908** uses an enhanced 80C51 CPU which runs at 6 times the speed of standard 80C51 devices. A machine cycle consists of two CPU clock cycles, and most instructions execute in one or two machine cycles.

CLOCK DEFINITIONS

The P89LPC906/907/908 device has several internal clocks as defined below:

- OSCCLK Input to the DIVM clock divider. OSCCLK is selected from one of the clock sources (see Figure 2-3,Figure 2-4,) and
 can also be optionally divided to a slower frequency (see section "CPU Clock (CCLK) Modification: DIVM Register"). Note:
 f_{OSC} is defined as the OSCCLK frequency.
- · XCLK Output of the crystal oscillator (P89LPC906)
- · CCLK CPU clock .
- · PCLK Clock for the various peripheral devices and is CCLK/2

CPU CLOCK (OSCCLK)

The **P89LPC906** provides several user-selectable oscillator options. This allows optimization for a range of needs from high precision to lowest possible cost. These options are configured when the FLASH is programmed and include an on-chip watchdog oscillator, an on-chip RC oscillator, an oscillator using an external crystal, or an external clock source. The crystal oscillator can be optimized for low, medium, or high frequency crystals covering a range from 20 kHz to 12 MHz.

The **P89LPC907** and **P89LPC908** devices allow the user to select between an on-chip watchdog oscillator and an on-chip RC oscillator as the CPU clock source.

LOW SPEED OSCILLATOR OPTION - P89LPC906

This option supports an external crystal in the range of 20 kHz to 100 kHz. Ceramic resonators are also supported in this configuration.

MEDIUM SPEED OSCILLATOR OPTION - P89LPC906

This option supports an external crystal in the range of 100 kHz to 4 MHz. Ceramic resonators are also supported in this configuration.

HIGH SPEED OSCILLATOR OPTION - P89LPC906

This option supports an external crystal in the range of 4MHz to 12 MHz. Ceramic resonators are also supported in this configuration. If CCLK is 8MHz or slower, the CLKLP SFR bit (AUXR1.7) can be set to '1' to reduce power consumption. On reset, CLKLP is '0' allowing highest performance access. This bit can then be set in software if CCLK is running at 8MHz or slower.

CLOCKS P89LPC906/907/908




Figure 2-1: Using the Crystal Oscillator - P89LPC906

OSCILLATOR OPTION SELECTION- P89LPC906

The oscillator option is selectable either by the FOSC2:0 bits in UCFG1 or by the RTCS1:0 bits in RTCCON. If the FOSC2:0 bits select an OSCCLK source of either the internal RC oscillator or the WDT oscillator, then the RTCS1:0 bits will select the oscillator option for the crystal oscillator. Otherwise, the crystal oscillator option is selected by FOSC2:0. See Table 6-1 and Table 6-2.

CLOCK OUTPUT - P89LPC906

The **P89LPC906** supports a user selectable clock output function on the XTAL2 / CLKOUT pin when no crystal oscillator is being used. This condition occurs if another clock source has been selected (on-chip RC oscillator, watchdog oscillator, external clock input on X1) and if the Real-Time clock is not using the crystal oscillator as its clock source. This allows external devices to synchronize to the **P89LPC906**. This output is enabled by the ENCLK bit in the TRIM register

The frequency of this clock output is 1/2 that of the CCLK. If the clock output is not needed in Idle mode, it may be turned off prior to entering Idle, saving additional power. Note: on reset, the TRIM SFR is initialized with a factory preprogrammed value. Therefore when setting or clearing the ENCLK bit, the user should retain the contents of bits 5:0 of the TRIM register. This can be done by reading the contents of the TRIM register (into the ACC for example), modifying bit 6, and writing this result back into the TRIM register. Alternatively, the "ANL direct" or "ORL direct" instructions can be used to clear or set bit 6 of the TRIM register. Increasing the TRIM value will decrease the oscillator frequency.

ON-CHIP RC OSCILLATOR OPTION

The **P89LPC906/907/908** has a 6-bit field within the TRIM register that can be used to tune the frequency of the RC oscillator. During reset, the TRIM value is initialized to a factory pre-programmed value to adjust the oscillator frequency to 7.373 MHz, $\pm 1\%$. (Note: the initial value is better than 1%; please refer to the datasheet for behavior over temperature). End user applications can write to the TRIM register to adjust the on-chip RC oscillator to other frequencies. Increasing the TRIM value will decrease the oscillator frequency.

If CCLK is 8MH or slower, the CLKLP SFR bit (AUXR1.7) can be set to '1' to reduce power consumption. On reset, CLKLP is '0' allowing highest performance access. This bit can then be set in software if CCLK is running at 8MHz or slower

WATCHDOG OSCILLATOR OPTION

The watchdog has a separate oscillator which has a nominal frequency of 400KHz. This oscillator can be used to save power when a high clock frequency is not needed.

CLOCKS P89LPC906/907/908

EXTERNAL CLOCK INPUT OPTION - P89LPC906

In this configuration, the processor clock is derived from an external source driving the XTAL1 / P3.1 pin. The rate may be from 0 Hz up to 12 MHz. The XTAL2 / P3.0 pin may be used as a standard port pin or a clock output.

		1	ь	5	4	3	2	1	U
Address: 96h		-	ENCLK	TRIM.5	TRIM.4	TRIM.3	TRIM.2	TRIM.1	TRIM.0
Not bit addressable									
Reset Source(s): Power-up only									
Reset Value: On power-up reset, ENCLK = 0, and TRIM.5-0 are loaded with the factory programmed value.									
BIT	SYMBOL	FUNCTION	FUNCTION						
TRIM.7	-	Reserved.	Reserved.						
TRIM.6	ENCLK	When ENCLK =1, CCLK/ 2 is output on the XTAL2 pin (P3.0) provided that the crystal							

TRIM.5-0 Trim value.

TRIM

Note: on reset, the TRIM SFR is initialized with a factory preprogrammed value. When setting or clearing the ENCLK bit, the user should retain the contents of bits 5:0 of the TRIM register. This can be done by reading the contents of the TRIM register (into the ACC for example), modifying bit 6, and writing this result back into the TRIM register. Alternatively, the "ANL direct" or "ORL direct" instructions can be used to clear or set bit 6 of the TRIM register.

oscillator is not being used. When ENCLK=0, no clock output is enabled (P89LPC906).

Figure 2-2: On-Chip RC Oscillator TRIM Register

CPU CLOCK (CCLK) WAKEUP DELAY

The **P89LPC906/907/908** has an internal wakeup timer that delays the clock until it stabilizes depending to the clock source used. If the clock source is any of the three crystal selections (**P89LPC906**), the delay is 992 OSCCLK cycles plus 60-100µs. If the clock source is either the internal RC oscillator or the Watchdog oscillator, the delay is 224 OSCCLK cycles plus 60-100µs.

CPU CLOCK (CCLK) MODIFICATION: DIVM REGISTER

The OSCCLK frequency can be divided down, by an integer, up to 510 times by configuring a dividing register, DIVM, to provide CCLK. This produces the CCLK frequency using the following formula:

CCLK frequency = f_{OSC} / (2N)

Where: f_{OSC} is the frequency of OSCCLK

N is the value of DIVM.

Since N ranges from 0 to 255, the CCLK frequency can be in the range of f_{OSC} to $f_{OSC}/510$ (for N = 0, CCLK = f_{OSC}).

This feature makes it possible to temporarily run the CPU at a lower rate, reducing power consumption. By dividing the clock, the CPU can retain the ability to respond to events other than those that can cause interrupts (i.e. events that allow exiting the Idle mode) by executing its normal program at a lower rate. This can often result in lower power consumption than in Idle mode. This can allow bypassing the oscillator start-up time in cases where Power down mode would otherwise be used. The value of DIVM may be changed by the program at any time without interrupting code execution.

CLOCKS P89LPC906/907/908

LOW POWER SELECT (P89LPC906)

The P89LPC906 is designed to run at 12MHz (CCLK) maximum. However, if CCLK is 8MHz or slower, the CLKLP SFR bit (AUXR1.7) can be set to a '1' to lower the power consumption further. On any reset, CLKLP is '0' allowing highest performance. This bit can then be set in software if CCLK is running at 8MHz or slower.




Figure 2-3: Block Diagram of Oscillator Control - P89LPC906

CLOCKS P89LPC906/907/908




Figure 2-4: Block Diagram of Oscillator Control- P89LPC907,P89LPC908

CLOCKS

P89LPC906/907/908

INTERRUPTS

P89LPC906/907/908

3. INTERRUPTS

The **P89LPC906**/907/908 use a four priority level interrupt structure. This allows great flexibility in controlling the handling of the many interrupt sources. The **P89LPC906** supports 6 interrupt sources: timers 0 and 1, brownout detect, watchdog/ realtime clock, keyboard, and the comparator. The **P89LPC907** supports 7 interrupt sources: timers 0 and 1, serial port Tx, brownout detect, watchdog/ realtime clock, keyboard, and comparators 1 and 2. The **P89LPC908** supports 9 interrupt sources: timers 0 and 1, serial port Tx, serial port Tx, combined serial port Rx/Tx, brownout detect, watchdog/ realtime clock, keyboard, and comparators 1 and 2.

Each interrupt source can be individually enabled or disabled by setting or clearing a bit in the interrupt enable registers IEN0 or IEN1. The IEN0 register also contains a global enable bit, EA, which enables all interrupts.

Each interrupt source can be individually programmed to one of four priority levels by setting or clearing bits in the interrupt priority registers IP0, IP0H, IP1, and IP1H. An interrupt service routine in progress can be interrupted by a higher priority interrupt, but not by another interrupt of the same or lower priority. The highest priority interrupt service cannot be interrupted by any other interrupt source. If two requests of different priority levels are pending at the start of an instruction, the request of higher priority level is serviced.

If requests of the same priority level are pending at the start of an instruction, an internal polling sequence determines which request is serviced. This is called the arbitration ranking. Note that the arbitration ranking is only used to resolve pending requests of the same priority level.

Table summarizes the interrupt sources, flag bits, vector addresses, enable bits, priority bits, arbitration ranking, and whether each interrupt may wake up the CPU from a Power down mode.

INTERRUPT PRIORITY STRUCTURE

There are four SFRs associated with the four interrupt levels: IP0, IP0H, IP1, IP1H. Every interrupt has two bits in IPx and IPxH (x = 0,1) and can therefore be assigned to one of four levels, as shown in Table .

Table 3-1: Interrupt priority level

Prior	rity Bits	Interrupt Priority Loyal
IPxH	IPx	Interrupt Priority Level
0	0	Level 0 (lowest priority)
0	1	Level 1
1	0	Level 2
1	1	Level 3 (highest priority)

Table 3-2: Summary of Interrupts - P89LPC906

Description	Interrupt Flag Bit(s)	Vector Address	Interrupt Enable Bit(s)	Interrupt Priority	Arbitration Ranking	Power down Wakeup
Timer 0 Interrupt	TF0	000Bh	ET0 (IEN0.1)	IP0H.1, IP0.1	3	No
Timer 1 Interrupt	TF1	001Bh	ET1 (IEN0.3)	IP0H.3, IP0.3	5	No
Brownout Detect	BOF	002Bh	EBO (IEN0.5)	IP0H.5, IP0.5	1	Yes
Watchdog Timer/Real- time Clock	WDOVF/ RTCF	0053h	EWDRT (IEN0.6)	IP0H.6, IP0.6	2	Yes
KBI Interrupt	KBIF	003Bh	EKBI (IEN1.1)	IP1H.1, IP1.1	4	Yes
Comparator interrupt	CMF	0043h	EC (IEN1.2)	IP1H.2, IP1.2	6	Yes

INTERRUPTS

P89LPC906/907/908

Table 3-3: Summary of Interrupts - P89LPC907,P89LPC908

Description	Interrupt Flag Bit(s)	Vector Address	Interrupt Enable Bit(s)	Interrupt Priority	Arbitration Ranking	Power down Wakeup
Timer 0 Interrupt	TF0	000Bh	ET0 (IEN0.1)	IP0H.1, IP0.1	3	No
Timer 1 Interrupt	TF1	001Bh	ET1 (IEN0.3)	IP0H.3, IP0.3	5	No
Serial Port Tx and Rx ^{1,3}	TI & RI	0023h	ES/ESR	IDOU 4 IDO 4	8	No
Serial Port Rx ^{1,3}	RI	002311	(IEN0.4)	IP0H.4, IP0.4	0	No
Brownout Detect	BOF	002Bh	EBO (IEN0.5)	IP0H.5, IP0.5	1	Yes
Watchdog Timer/Real- time Clock	WDOVF/ RTCF	0053h	EWDRT (IEN0.6)	IP0H.6, IP0.6	2	Yes
KBI Interrupt	KBIF	003Bh	EKBI (IEN1.1)	IP1H.1, IP1.1	4	Yes
Comparator interrupt	CMF	0043h	EC (IEN1.2)	IP1H.2, IP1.2	6	Yes
Serial Port Tx ²	TI	006Bh	EST (IEN1.6)	P1H.6, IP1.6	7	No

- 1. SSTAT.5 = 0 selects combined Serial Port (UART) Tx and Rx interrupt; SSTAT.5 = 1 selects Serial Port Rx interrupt only (Tx interrupt will be different, see Note 3 below).
- 2. This interrupt is used as Serial Port (UART) Tx interrupt if and only if SSTAT.5 = 1, and is disabled otherwise. Although the P89LPC907 does not have the RxD pin, this function is still available to allow switching the Tx interrupt vector.
- 3. If SSTAT.0 = 1, the following Serial Port additional flag bits can cause this interrupt: FE, BR, OE

EXTERNAL INTERRUPT INPUTS

The P89LPC906/907/908 have a Keypad Interrupt function (see Keypad Interrupt (KBI) on page 77). This can be used as an external interrupt input. If enabled when the P89LPC906/907/908 is put into Power down or Idle mode, the keypad interrupt will cause the processor to wake up and resume operation. Refer to the section on Power Reduction Modes for details.

EXTERNAL INTERRUPT PIN GLITCH SUPPRESSION

Most of the P89LPC906/907/908 pins have glitch suppression circuits to reject short glitches (please refer to the P89LPC906/907/908 datasheet, AC Electrical Characteristics for glitch filter specifications).

INTERRUPTS

P89LPC906/907/908




Figure 3-1: Interrupt sources, enables, and Power down Wake-up sources - P89LPC906




Figure 3-2: Interrupts sources, enables, and Power down Wake-up sources - P89LPC907,P89LPC908

INTERRUPTS

P89LPC906/907/908

I/O PORTS P89LPC906/907/908

4. I/O PORTS

The **P89LPC906/907/908** has between 3 and 6 I/O pins. The exact number of I/O pins available depends on the clock and reset options chosen:

Table 4-1: Number of I/O Pins Available

Clock Source	Reset Option	Number of I/O Pins
		8-Pin Package
On-chip oscillator or watchdog	No external reset(except during power-up)	6
oscillator	External RST pin supported	5
External clock input	No external reset(except during power-up)	5
(P89LPC906)	External RST pin supported	4
Low/medium/high speed oscillator	No external reset(except during power-up)	4
(external crystal or resonator) (P89LPC906)	External RST pin supported	3

PORT CONFIGURATIONS

All but one I/O port pin on the **P89LPC906/907/908** may be configured by software to one of four types on a pin-by-pin basis, as shown in Table 4-2. These are: quasi-bidirectional (standard 80C51 port outputs), <u>push</u>-pull, open drain, and input-only. Two configuration registers for each port select the output type for each port pin. P1.5 (RST) can only be an input and cannot be configured.

Table 4-2: Port Output Configuration Settings

PxM1.y	PxM2.y	Port Output Mode				
0	0	Quasi-bidirectional				
0	1	Push-Pull				
1	0	Input Only (High Impedance)				
1	1	Open Drain				

QUASI-BIDIRECTIONAL OUTPUT CONFIGURATION

Quasi-bidirectional outputs can be used both as an input and output without the need to reconfigure the port. This is possible because when the port outputs a logic high, it is weakly driven, allowing an external device to pull the pin low. When the pin is driven low, it is driven strongly and able to sink a large current. There are three pullup transistors in the quasi-bidirectional output that serve different purposes.

One of these pullups, called the "very weak" pullup, is turned on whenever the port latch for the pin contains a logic 1. This very weak pullup sources a very small current that will pull the pin high if it is left floating.

A second pullup, called the "weak" pullup, is turned on when the port latch for the pin contains a logic 1 and the pin itself is also at a logic 1 level. This pullup provides the primary source current for a quasi-bidirectional pin that is outputting a 1. If this pin is pulled low by an external device, this weak pullup turns off, and only the very weak pullup remains on. In order to pull the pin low under these conditions, the external device has to sink enough current to overpower the weak pullup and pull the port pin below its input threshold voltage.

I/O PORTS P89LPC906/907/908

The third pullup is referred to as the "strong" pullup. This pullup is used to speed up low-to-high transitions on a quasi-bidirectional port pin when the port latch changes from a logic 0 to a logic 1. When this occurs, the strong pullup turns on for two CPU clocks quickly pulling the port pin high.

The quasi-bidirectional port configuration is shown in Figure 4-1.

Although the **P89LPC906/907/908** is a 3V device the pins are 5V-tolerant (except for XTAL1 and XTAL2). If 5V is applied to a pin configured in quasi-bidirectional mode, there will be a current flowing from the pin to V_{DD} causing extra power consumption. Therefore, applying 5V to pins configured in quasi-bidirectional mode is discouraged.

A quasi-bidirectional port pin has a Schmitt-triggered input that also has a glitch suppression circuit. (Please refer to the **P89LPC906/907/908** datasheet, AC Characteristics for glitch filter specifications)




Figure 4-1: Quasi-Bidirectional Output

OPEN DRAIN OUTPUT CONFIGURATION

The open drain output configuration turns off all pullups and only drives the pulldown transistor of the port pin when the port latch contains a logic 0. To be used as a logic output, a port configured in this manner must have an external pullup, typically a resistor tied to V_{DD} . The pulldown for this mode is the same as for the quasi-bidirectional mode.

The open drain port configuration is shown in Figure 4-2.

An open drain port pin has a Schmitt-triggered input that also has a glitch suppression circuit (please refer to the **P89LPC906/907/908** datasheet, AC Characteristics for glitch filter specifications).




Figure 4-2: Open Drain Output

I/O PORTS P89LPC906/907/908

INPUT-ONLY CONFIGURATION

The input port configuration is shown in Figure 4-3. It is a Schmitt-triggered input that also has a glitch suppression circuit (please refer to the **P89LPC906/907/908** datasheet, AC Characteristics for glitch filter specifications)




Figure 4-3: Input Only

PUSH-PULL OUTPUT CONFIGURATION

The push-pull output configuration has the same pulldown structure as both the open drain and the quasi-bidirectional output modes, but provides a continuous strong pullup when the port latch contains a logic 1. The push-pull mode may be used when more source current is needed from a port output.

The push-pull port configuration is shown in Figure 4-4.

A push-pull port pin has a Schmitt-triggered input that also has a glitch suppression circuit (please refer to the **P89LPC906/907/908** datasheet, AC Characteristics for glitch filter specifications)




Figure 4-4: Push-Pull Output

PORT 0 ANALOG FUNCTIONS

The **P89LPC906/907/908** incorporates an analog comparator. In order to give the best analog performance and minimize power consumption, pins that are being used for analog functions must have both the digital outputs and digital inputs disabled.

Digital outputs are disabled by putting the port pins into the input-only mode as described in the Port Configurations section (see Table 4-2).

Digital inputs on Port 0 may be disabled through the use of the PT0AD register. On any reset, the PT0AD bits default to '0's to enable digital functions.

I/O PORTS

P89LPC906/907/908

Table 4-3: Port Output Configuration - P89LPC906

Port	Configurati	on SFR Bits	Altamata Haana	Notes
Pin	PxM1.y	PxM2.y	Alternate Usage	Notes
P0.4	P0M1.4	P0M2.4	KBI4,CIN1A	Refer to section "Port 0 Analog Functions" for usage as
P0.5	P0M1.5	P0M2.5	KBI5,CMPREF	analog inputs CIN1A and CMPREF.
P0.6	P0M1.6	P0M2.6	KBI6,CMP1	
P1.5	not configurable		RST	Input only. Usage as general purpose input or RST is determined by User Configuration Bit RPD (UCFG1.6). Always a reset input during a power-on sequence.
P3.0	P3M1.0	P3M2.0	XTAL2,CLKOUT	
P3.1	P3M1.1	P3M2.1	XTAL1	

Table 4-4: Port Output Configuration - P89LPC907

Port	Configurati	on SFR Bits	Alternate Usage	Notes
Pin	PxM1.y	PxM2.y	Alternate Osage	Notes
P0.4	P0M1.4	P0M2.4	KBI4,CIN1A	Refer to section "Port 0 Analog Functions" for usage as
P0.5	P0M1.5	P0M2.5	KBI5,CMPREF	analog inputs CIN1A and CMPREF.
P0.6	P0M1.6	P0M2.6	KBI6,CMP1	
P1.0	P1M1.0	P1M2.0	TxD	
P1.2	P1M1.2	P1M2.2	T0	
P1.5	not con	figurable	RST	Input only. Usage as general purpose input or RST is determined by User Configuration Bit RPD (UCFG1.6). Always a reset input during a power-on sequence.

Table 4-5: Port Output Configuration - P89LPC908

Port	Configurati	on SFR Bits	Altarnata Haara	Notes
Pin	PxM1.y	PxM2.y	Alternate Usage	Notes
P0.4	P0M1.4	P0M2.4	KBI4,CIN1A	Refer to section "Port 0 Analog Functions" for usage as
P0.5	P0M1.5	P0M2.5	KBI5,CMPREF	analog inputs CIN1A and CMPREF.
P0.6	P0M1.6	P0M2.6	KBI6,CMP1	
P1.0	P1M1.0	P1M2.0	TxD	
P1.1	P1M1.1	P1M2.1	RxD	
P1.5	not con	figurable	RST	Input only. Usage as general purpose input or RST is determined by User Configuration Bit RPD (UCFG1.6). Always a reset input during a power-on sequence.

Table 4-6: Additional Port Features

After power-up, all pins are in Input-Only mode. Please note that this is different from the LPC76x series of devices.

- After power-up, all I/O pins except P1.5, may be configured by software.
- · Pin P1.5 is input only.
- Every output on the P89LPC906/907/908 has been designed to sink typical LED drive current. However, there is a maximum total output current for all ports which must not be exceeded. Please refer to the P89LPC906/907/908 datasheet for detailed specifications.

I/O PORTS

P89LPC906/907/908

All ports pins that can function as an output have slew rate controlled outputs to limit noise generated by quickly switching output signals. The slew rate is factory-set to approximately 10 ns rise and fall times.

I/O PORTS

P89LPC906/907/908

TIMERS 0 AND 1

P89LPC906/907/908

5. TIMERS 0 AND 1

The **P89LPC906/907/908** has two general-purpose counter/timers which are similar to the 80C51 Timer 0 and Timer 1. Timer 0 of the **P89LPC907** can be configured to operate either as a timer or event counter (see Figure 5-1). An option to automatically toggle the T0 pin upon timer overflow has been added. Timer 1 of the **P89LPC907** and both Timer 0 and Timer 1 of the **P89LPC908** devices may only function as timers.

In the "Timer" function, the timer is incremented every PCLK.

In the "Counter" function, the Timer 0 register is incremented in response to a 1-to-0 transition on the external input pin, T0, which is sampled once during every machine cycle. When the pin is high during one cycle and low in the next cycle, the count is incremented. The new count value appears in the register during the cycle following the one in which the transition was detected. Since it takes 2 machine cycles (4 CPU clocks) to recognize a 1-to-0 transition, the maximum count rate is 1/4 of the CPU clock frequency. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it should be held for at least one full machine cycle.

The "Timer" or "Counter" function is selected by control bit TOC/T in the Special Function Register TMOD. Timer 0 and Timer 1 of the **P89LPC906** and **P89LPC908**, and Timer 1 of the **P89LPC907** have four operating modes (modes 0, 1, 2, and 3), which are selected by bit-pairs (TnM1, TnM0) in TMOD. Modes 0, 1, 2 and 3 are the same for both Timers. Mode 3 is different. The operating modes are described later in this section. In addition to these modes, Timer 0 of the **P89LPC907** has mode 6. Additionally the T0M2 mode bit in TAMOD is used to specify modes with Timer 0 of the **P89LPC907**.

TMOD											
Address: 89h		-	7	6	5	4	3	2	1	0	
Not bit address			-	-	T1M1	T1M0	-	T0C/T	T0M1	ТОМО	
	Not bit addressable									<u> </u>	
Reset Source(s	s): Any source										
Reset Value:	00000000B										
BIT	SYMBOL	FU	FUNCTION								
TMOD.7	-	Re	Reserved.								
TMOD.6	-	Re	Reserved.								
TMOD.5, 4	T1M1,T1M0	Мс 5-2		for Timer	1. These I	oits are use	ed to deter	mine the T	imer 1 mc	de (see Figure	
TMOD.3	-	Re	eserved.								
TMOD.2	T0C/T	for	Timer or Counter Selector for Timer 0. Cleared for Timer operation (input from CCLK). Set for Counter operation (input from T0 input pin). P89LPC907. When writing to this register on the P89LPC906 or P89LPC908 devices, this bit position should be written with a zero.								
TMOD.1, 0	T0M1,T0M0	5-2	Mode Select for Timer 0. These bits are used to determine the Timer 0 mode (see Figure 5-2). On the P89LPC907 these bits are used with the T0M2 bit in the TAMOD register to determine the Timer 0 mode (see Figure 5-2).							`	

Figure 5-1: Timer/Counter Mode Control register (TMOD)

TIMERS 0 AND 1

P89LPC906/907/908

TAMOD - P89	LPC907	7	6	5	4	3	2	1	0			
Address: 8Fh		-	-	-	-	-	-	-	T0M2			
Not bit address	sable			-	•				<u>. </u>			
Reset Source(s	s): Any reset											
Reset Value:	xxx0xxx0B											
BIT	SYMBOL	FUNCTION										
TAMOD.7-1	-	Reserved for	future us	e. Should	not be set	to 1 by use	er program	ıs.				
TAMOD.0	T0M2		Mode Select bit 2 for Timer 0. Used with T0M1 and T0M0 in the TMOD register to determine Timer 0 mode (P89LPC907).									
	TnM2-TnM0	Timer Mode	Timer Mode									
	000	8048 Timer "TLn" serves as 5-bit prescaler. (Mode 0)										
	0 0 1	16-bit Timer/Counter "THn" and "TLn" are cascaded; there is no prescaler. (Mode 1)										
	0 1 0	8-bit auto-rel overflows. (M		r/Counter.	THn holds	a value w	hich is loa	ded into T	Ln when it			
	0 1 1	Timer 0 is a d by the standa control bits (s	ard Timer	0 control b	its. TH0 is	an 8-bit ti	mer only, o	controlled				
	100	Reserved. U	ser must ı	not configu	re to this r	node.						
	101	Reserved. U	ser must ı	not configu	re to this r	node.						
	110	PWM mode	(see secti	on "Mode (6 - P89LP0	C907").						
	111	Reserved. User must not configure to this mode.										

Figure 5-2: Timer/Counter Auxiliary Mode Control register (TAMOD)

MODE 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a divide-by-32 prescaler. Figure 5-4 shows Mode 0 operation.

In this mode, the Timer register is configured as a 13-bit register. As the count rolls over from all 1s to all 0s, it sets the Timer interrupt flag TFn. The count input is enabled to the Timer when TRn = 1. TRn is a control bit in the Special Function Register TCON (Figure 5-3).

The 13-bit register consists of all 8 bits of THn and the lower 5 bits of TLn. The upper 3 bits of TLn are indeterminate and should be ignored. Setting the run flag (TRn) does not clear the registers.

Mode 0 operation is the same for Timer 0 and Timer 1. See Figure 5-4.

Mode 1 is the same as Mode 0, except that all 16 bits of the timer register (THn and TLn) are used. See Figure 5-5.

MODE 2

Mode 2 configures the Timer register as an 8-bit Counter (TLn) with automatic reload, as shown in Figure 5-6. Overflow from TLn not only sets TFn, but also reloads TLn with the contents of THn, which must be preset by software. The reload leaves THn unchanged. Mode 2 operation is the same for Timer 0 and Timer 1.

TIMERS 0 AND 1

P89LPC906/907/908

MODE 3

When Timer 1 is in Mode 3 it is stopped. The effect is the same as setting TR1 = 0.

Timer 0 in Mode 3 establishes TL0 and TH0 as two separate 8-bit counters. The logic for Mode 3 on Timer 0 is shown in Figure 5-7. TL0 uses the Timer 0 control bits: TR0 and TF0. TH0 is locked into a timer function (counting machine cycles) and takes over the use of TR1 and TF1 from Timer 1. Thus, TH0 now controls the "Timer 1" interrupt.

Mode 3 is provided for applications that require an extra 8-bit timer.

Note: When Timer 0 is in Mode 3, Timer 1 can be turned on and off by switching it into and out of its own Mode 3. It can still be used by the serial port as a baud rate generator (**P89LPC907,P89LPC908**), or in any application not requiring an interrupt.

MODE 6 - P89LPC907

In this mode, Timer 0 can be changed to a PWM with a full period of 256 timer clocks (see Figure 5-8). Its structure is similar to mode 2, except that:

- · TF0 is set and cleared in hardware;
- The low period of the TF0 is in TH0, and should be between 1 and 254, and;
- The high period of the TF0 is always 256-TH0.
- Loading TH0 with 00h will force the T0 pin high, loading TH0 with FFh will force the T0 pin low.

Note that an interrupt can still be enabled on the low to high transition of TF0, and that TF0 can still be cleared in software as in any other modes.

TCON		7	6	5	4	3	2	1	0	
Address: 88h		TF1	TR1	TF0	TR0	-	-	-	-	
Bit addressab	ole									
Reset Source	e(s): Any reset									
Reset Value:	0000000B									
BIT	SYMBOL	FUNCTION								
TCON.7	TF1	Timer 1 overflow flag. Set by hardware on Timer overflow. Cleared by hardware when the interrupt is processed, or by software.								the
TCON.6	TR1	Timer 1 Run control bit. Set/cleared by software to turn Timer 1 on/off.								
TCON.5	TF0	Timer 0 over when the pro above, wher	cessor ve	ctors to the	interrupt r				•	
TCON.4	TR0	Timer 0 Run	control bit	t. Set/clear	ed by soft	ware to tur	n Timer/C	ounter 0 c	n/off.	
TCON.3	-	Reserved fo	r future us	e. Should i	not be set	to 1 by use	er progran	ns.		
TCON.2	-	Reserved fo	r future us	e. Should i	not be set	to 1 by use	er progran	ns.		
TCON.1	-	Reserved fo	r future us	e. Should	not be set	to 1 by use	er progran	ns.		
TCON.0	-	Reserved for future use. Should not be set to 1 by user programs.								

Figure 5-3: Timer/Counter Control register (TCON)

TIMERS 0 AND 1

P89LPC906/907/908




Figure 5-4: Timer/Counter 0 or 1 in Mode 0 (13-bit counter)




Figure 5-5: Timer/Counter 0 or 1 in Mode 1 (16-bit counter)




Figure 5-6: Timer/Counter 0 or 1 in Mode 2 (8-bit auto-reload)

TIMERS 0 AND 1

P89LPC906/907/908




Figure 5-7: Timer/Counter 0 Mode 3 (two 8-bit counters)




Figure 5-8: Timer/Counter 0 in Mode 6 (PWM auto-reload), P89LPC907.

TIMER OVERFLOW TOGGLE OUTPUT - P89LPC907

Timer 0 can be configured to automatically toggle the T0 pin whenever the timer overflow occurs. This function is enabled by control bit ENT0 in the AUXR1 register. The port output will be a logic 1 prior to the first timer overflow when this mode is turned on. In order for this mode to function, the $\overline{T0C/T}$ bit must be cleared selecting PCLK as the clock source for the timer.

TIMERS 0 AND 1

P89LPC906/907/908

REAL-TIME CLOCK/SYSTEM TIMER

P89LPC906/907/908

6. REAL-TIME CLOCK/SYSTEM TIMER

The **P89LPC906/907/908** has a simple Real-time clock/system timer that allows a user to continue running an accurate timer while the rest of the device is powered down. The Real-time clock can be an interrupt or a wake-up source (see Figure 6-2). The Real-time clock is a 23-bit down counter.

REAL-TIME CLOCK SOURCE

On the **P89LPC906** the clock source for this counter can be either CCLK or the XTAL1-2 oscillator (XCLK). On the **P89LPC907** and **P89LPC908** devices the clock source for this counter is CCLK. Please refer to Figure 2-3 "Block Diagram of Oscillator Control - P89LPC906" in section "Clocks" on page 25. CCLK can have either the XTAL1-2 oscillator, the internal RC oscillator, or the Watchdog oscillator as its clock source. If the XTAL1-2 oscillator is used for producing CCLK, the RTC will use either the XTAL1-2 oscillator's output or CCLK as its clock source. The possible clocking combinations are shown in Table, below.

There are three SFRs used for the RTC:

- · RTCCON Real-time clock control.
- RTCH Real-time clock counter reload high (bits 22-15).
- RTCL Real-time clock counter reload low (bits 14-7).

The Real-time clock/system timer can be enabled by setting the RTCEN (RTCCON.0) bit. The Real-time clock is a 23-bit down counter (initialized to all 0's when RTCEN = 0) that is comprised of a 7-bit prescaler and a 16-bit loadable down counter. When RTCEN is written with '1', the counter is first loaded with (RTCH,RTCL,'1111111') and will count down. When it reaches all 0's, the counter will be reloaded again with (RTCH,RTCL,'1111111') and a flag - RTCF (RTCCON.7) - will be set.

Any write to RTCH and RTCL in-between the Real-time clock reloading will not cause reloading of the counter. When the current count terminates, the contents of RTCH and RTCL will be loaded into the counter and the new count will begin. An immediate reload of the counter can be forced by clearing the RTCEN bit to '0' and then setting it back to '1'.

REAL-TIME CLOCK/SYSTEM TIMER

P89LPC906/907/908




Figure 6-1: Real-time clock/system timer Block Diagram

Table 6-1: Real-time Clock/System Timer Clock Source - P89LPC906

FOSC2 (UCFG1.2)	FOSC1 (UCFG1.1)	FOSC0 (UCFG1.0)	RTCS1:0	CCLK Frequency	RTC Clock Frequency
			00		
			01	High frequency crystal (XCLK)	
0	0	0	10	High frequency crystal/DIVM	(- /
			11		High frequency crystal/DIVM (CCLK)
		1	00		Made and for a second at
			01	Medium frequency crystal/DIVM	Medium frequency crystal (XCLK)
0	0		10		
			11		Medium frequency crystal/ DIVM (CCLK)
			00		
			01		Low frequency crystal (XCLK)
0	1	0	10	Low frequency crystal/DIVM	
			11		Low frequency crystal/DIVM (CCLK)

REAL-TIME CLOCK/SYSTEM TIMER

P89LPC906/907/908

FOSC2 (UCFG1.2)	FOSC1 (UCFG1.1)	FOSC0 (UCFG1.0)	RTCS1:0	CCLK Frequency	RTC Clock Frequency
			00		High frequency crystal (XCLK)
0	1	1 1	01	RC Oscillator/DIVM	Medium frequency crystal (XCLK)
			10		Low frequency crystal (XCLK)
			11		RC Oscillator/DIVM (CCLK)
	00			High frequency crystal (XCLK)	
1	1 0	0	01	WDT Oscillator/DIVM	Medium frequency crystal (XCLK)
'	O		10		Low frequency crystal (XCLK)
			11		WDT Oscillator/DIVM (CCLK)
1	0	1	xx	undefi	ned
1	1	0	^^	unden	ncu
			00		
1	1	1	01	external clock/DIVM	external clock (XCLK)
'		'	10	CALCITION CIOCIA DI VIVI	, ,
			11		external clock/DIVM (CCLK)

Table 6-2: Real-time Clock/System Timer Clock Source - P89LPC907,P89LPC908

FOSC2 (UCFG1.2)	FOSC1 (UCFG1.1)	FOSC0 (UCFG1.0)	RTCS1:0	CCLK Frequency	RTC Clock Frequency				
0	0	0							
0	0	1	х	undefi	ned				
0	1	0							
			00						
0	1	1	01	RC Oscillator/DIVM	undefined				
	'	'	10	NO Oscillator/DIVIVI					
			11		RC Oscillator/DIVM (CCLK)				

REAL-TIME CLOCK/SYSTEM TIMER

P89LPC906/907/908

FOSC2 (UCFG1.2)	FOSC1 (UCFG1.1)	FOSC0 (UCFG1.0)	RTCS1:0	CCLK Frequency	RTC Clock Frequency
			00		
1	0	0	01	WDT Oscillator/DIVM	undefined
'	U	U	10	VVD1 OSCIIIA(OI/DIVIVI	
			11		WDT Oscillator/DIVM (CCLK)
1	0	1			
1	1	0	xx	undefi	ned
1	1	1			

CHANGING RTCS1-0

RTCS1-0 cannot be changed if the RTC is currently enabled (RTCCON.0 =1). Setting RTCEN and updating RTCS1-0 may be done in a single write to RTCCON. However, if RTCEN = 1, this bit must first be cleared before updating RTCS1-0

REAL-TIME CLOCK INTERRUPT/WAKE UP

If ERTC (RTCCON.1), EWDRT (IEN0.6) and EA (IEN0.7) are set to '1', RTCF can be used as an interrupt source. This interrupt vector is shared with the watchdog timer. It can also be a source to wake up the device.

RESET SOURCES AFFECTING THE REAL-TIME CLOCK

Only power-on reset will reset the Real-time Clock and its associated SFRs to their default state.

REAL-TIME CLOCK/SYSTEM TIMER

P89LPC906/907/908

RTCCON										
Address: D1h			7	6	5	4	3	2	1	0
Not bit addressable			RTCF	RTCS1	RTCS0	-	-	-	ERTC	RTCEN
Reset Source(s): Power-up only									
Reset Value: 011xxx00B										
BIT	SYMBOL	MBOL FUNCTION								
RTCCON.7	RTCF		Real-time Clock Flag. This bit is set to '1' when the 23-bit Real-time clock reaches a count of '0'. It can be cleared in software.							
RTCCON.6-5	RTCS1-0	Real-ti	me Clo	ck source	select (see	Table ,Ta	ible).			
RTCCON.4-2	-	Reserv	ved for t	future use.	Should no	t be set to	1 by user	programs	i.	
RTCCON.1	ERTC	watcho watcho	Real-time Clock interrupt enable. The Real-time clock shares the same interrupt as the watchdog timer. Note that if the user configuration bit WDTE (UCFG1.7) is '0', the watchdog timer can be enabled to generate an interrupt. Users can read the RTCF (RTCCON.7) bit to determine whether the Real-time clock caused the interrupt.							
RTCCON.0	RTCEN	bit will	not Pov	ver down t		ne Clock.	The RTCPI			Note that this et, will Power

Figure 6-2: RTCCON Register

REAL-TIME CLOCK/SYSTEM TIMER

P89LPC906/907/908

POWER MONITORING FUNCTIONS

P89LPC906/907/908

7. POWER MONITORING FUNCTIONS

The **P89LPC906/907/908** incorporates power monitoring functions designed to prevent incorrect operation during initial poweron and power loss or reduction during operation. This is accomplished with two hardware functions: Power-on Detect and Brownout Detect.

BROWNOUT DETECTION

The Brownout Detect function determines if the power supply voltage drops below a certain level. The default operation for a Brownout Detection is to cause a processor reset. However, it may alternatively be configured to generate an interrupt by setting the BOI (PCON.4) bit and the EBO (IEN0.5) bit.

Enabling and disabling of Brownout Detection is done via the BOPD (PCON.5) bit, bit field PMOD1-0 (PCON.1-0) and user configuration bit BOE (UCFG1.5). If BOE is in an unprogrammed state, brownout is disabled regardless of PMOD1-0 and BOPD. If BOE is in a programmed state, PMOD1-0 and BOPD will be used to determine whether Brownout Detect will be disabled or enabled. PMOD1-0 is used to select the power reduction mode. If PMOD1-0 = '11', the circuitry for the Brownout Detection is disabled for lowest power consumption. BOPD defaults to '0', indicating brownout detection is enabled on power-on if BOE is programmed.

If Brownout Detection is enabled, the operating voltage range for V_{DD} is 2.7V-3.6V, and the brownout condition occurs when V_{DD} falls below the Brownout trip voltage, V_{BO} (see D.C. Electrical Characteristics), and is negated when V_{DD} rises above V_{BO} . If Brownout Detection is disabled, the operating voltage range for V_{DD} is 2.4V-3.6V. If the **P89LPC906/907/908** device is to operate with a power supply that can be below 2.7V, BOE should be left in the unprogrammed state so that the device can operate at 2.4V, otherwise continuous brownout reset may prevent the device from operating.

If Brownout Detect is enabled (BOE programmed, PMOD1-0 \neq '11', BOPD = 0), BOF (RSTSRC.5) will be set when a brownout is detected, regardless of whether a reset or an interrupt is enabled, . BOF will stay set until it is cleared in software by writing '0' to the bit. Note that if BOE is unprogrammed, BOF is meaningless. If BOE is programmed, and a initial power-on occurs, BOF will be set in addition to the power-on flag (POF - RSTSRC.4).

For correct activation of Brownout Detect, certain V_{DD} rise and fall times must be observed. Please see the datasheet for specifications.

POWER MONITORING FUNCTIONS

P89LPC906/907/908

Table 7-1: Brownout Options

BOE (UCFG1.5)	PMOD1-0 (PCON.1-0)	BOPD (PCON.5)	BOI (PCON.4)	EBO (IEN0.5)	EA (IEN0.7)	Description
0 (erased)	XX	Х	Х	Х	Х	
	11 (total power down)	Х	Х	Х	Х	Brownout disabled. V _{DD} operating range is 2.4V-3.6V.
	≠ 11 (any mode other than total power down)	1 (brownout detect powered down)	X	X	X	Brownout disabled. V_{DD} operating range is 2.4V-3.6V. However, BOPD is default to '0' upon power-up.
1 (programmed)		0 (brownout detect active)	0 (brownout detect generates reset)	×	X	Brownout reset enabled. V _{DD} operating range is 2.7V-3.6V. Upon a brownout reset, BOF (RSTSRC.5) will be set to indicate the reset source. BOF can be cleared by writing '0' to the bit.
			1 (brownout	1 (enable brownout interrupt)	1 (global interrupt enable)	Brownout interrupt enabled. V _{DD} operating range is 2.7V-3.6V. Upon a brownout interrupt, BOF (RSTSRC.5) will be set. BOF can be cleared by writing '0' to the bit.
			detect generates	0	Х	Both brownout reset and interrupt disabled. V _{DD}
			an interrupt)	Х	0	operating range is 2.4V-3.6V. However, BOF (RSTSRC.5) will be set when V _{DD} falls to the Brownout Detection trip point. BOF can be cleared by writing '0' to the bit.

POWER-ON DETECTION

The Power-On Detect has a function similar to the Brownout Detect, but is designed to work as power initially comes up, before the power supply voltage reaches a level where the Brownout Detect can function. The POF flag (RSTSRC.4) is set to indicate an initial power-on condition. The POF flag will remain set until cleared by software by writing '0' to the bit. Note that if BOE (UCFG1.5) is programmed, BOF (RSTSRC.5) will be set when POF is set. If BOE is unprogrammed, BOF is meaningless.

POWER REDUCTION MODES

The P89LPC906/907/908 supports three different power reduction modes as determined by SFR bits PCON.1-0 (see Table):

POWER MONITORING FUNCTIONS

P89LPC906/907/908

Table 7-2: Power Reduction Modes

PMOD1 (PCON.1)	PMOD0 (PCON.0)	Description
0	0	Normal Mode (Default) - no power reduction.
0	1	Idle Mode. The Idle mode leaves peripherals running in order to allow them to activate the processor when an interrupt is generated. Any enabled interrupt source or reset may terminate Idle mode.
1	0	Power down mode: The Power down mode stops the oscillator in order to minimize power consumption. The P89LPC906/907/908 exits Power down mode via any reset, or certain interrupts - brownout Interrupt, keyboard, Real-time clock (system timer), watchdog, and comparator trips. Waking up by reset is only enabled if the corresponding reset is enabled, and waking up by interrupt is only enabled if the corresponding interrupt is enabled and the EA SFR bit (IEN0.7) is set. In Power down mode the internal RC oscillator is disabled unless both the RC oscillator has been selected as the system clock AND the RTC is enabled. In Power down mode, the power supply voltage may be reduced to the RAM keep-alive voltage V _{RAM} . This retains the RAM contents at the point where Power down mode was entered. SFR contents are not guaranteed after V _{DD} has been lowered to V _{RAM} , therefore it is recommended to wake up the processor via Reset in this situation. V _{DD} must be raised to within the operating range before the Power down mode is exited. When the processor wakes up from Power down mode, it will start the oscillator immediately and begin execution when the oscillator is stable. Oscillator stability is determined by counting 1024 CPU clocks after start-up when one of the crystal oscillator configurations is used, or 256 clocks after start-up for the internal RC or external clock input configurations. Some chip functions continue to operate and draw power during Power down mode, increasing the total power used during Power down. These include: Brownout Detect Watchdog Timer if WDCLK (WDCON.0) is '1'. Comparator (Note: Comparator can be powered down separately with PCONA.5 set to '1' and comparator disabled); Real-time Clock/System Timer (and the crystal oscillator circuitry if this block is using it, unless RTCPD, i.e., PCONA.7 is '1').
1	1	Total Power down mode: This is the same as Power down mode except that the Brownout Detection circuitry and the voltage comparators are also disabled to conserve additional power. Note that a brownout reset or interrupt will not occur. Voltage comparator interrupts and Brownout interrupt cannot be used as a wakeup source. The internal RC oscillator is disabled unless both the RC oscillator has been selected as the system clock AND the RTC is enabled. The following are the wakeup options supported: • Watchdog Timer if WDCLK (WDCON.0) is '1'. Could generate Interrupt or Reset, either one can wake up the device • Keyboard Interrupt • Real-time Clock/System Timer (and the crystal oscillator circuitry if this block is using it, unless RTCPD, i.e., PCONA.7 is '1'). • Note: Using the internal RC-oscillator to clock the RTC during Power down may result in relatively high power consumption. Lower power consumption can be achieved by using an external low frequency clock when the Real-time Clock is running during Power down.

POWER MONITORING FUNCTIONS

P89LPC906/907/908

PCON		7	6	5	4	3	2	1	0
Address: 87h		SMOD1	SMOD0	BOPD	BOI	GF1	GF0	PMOD1	PMOD0
Not bit addres	ssable								
Reset Source	(s): Any reset								
Reset Value:	0000000B								
BIT	SYMBOL	FUNCTION							
PCON.7	SMOD1		n 1, the Ti is divided	mer 1 over by 2 befoi	flow rate i	s supplied	to the UA	RT. When	the baud rate 0, the Timer 1 907 ,
PCON.6	SMOD0	Framing Erro	or Location	(P89LPC	908):				
		-When 0, bit	7 of SCO	V is access	sed as SM	0 for the U	JART.		
		-When 1, bit	7 of SCO	V is access	sed as the	framing e	rror status	s (FE) for th	ne UART.
		This bit also on RI in Figu		s the locat	ion of the	UART rec	eiver inter	rupt RI (se	ee description
PCON.5	BOPD	disabled. Wh	nen 0, Brov	wnout Dete	ect is enab	led. (Note	: BOPD m	nust be '0' I	and therefore before any mands will be
PCON.4	BOI	Brownout De When 0, Bro		•			Detection	will genera	ate a interrupt .
PCON.3	GF1	General Purpoperation.	oose Flag	1. May be	read or wi	ritten by us	ser softwa	ire, but has	no effect on
PCON.2	GF0	General Purpoperation.	oose Flag	0. May be	read or wi	ritten by us	ser softwa	ire, but has	no effect on
PCON.1-0	PMOD1-PMOD0	Power Redu	ction Mode	e (see sect	ion "Powe	r Reductio	on Modes'	").	

Figure 7-1: Power Control Register (PCON)

POWER MONITORING FUNCTIONS

P89LPC906/907/908

PCONA									
Address: B5H	Address: B5H		6	5	4	3	2	1	0
Not bit addres	Not bit addressable		-	VCPD	-	-	-	SPD	-
Reset Source	(s): Any reset								
Reset Value: 0	00000000B								
BIT	SYMBOL	FUNCTION							
PCONA.7	RTCPD	Real-time Clo	ock Powe	er down: Wh	nen '1', the	internal c	lock to the	e Real-time	Clock is
PCONA.6	-	Not used. Reserved for future use.							
PCONA.5	VCPD	Analog Voltage Comparator Power down: When '1', the voltage comparator is power down. User must disable the voltage comparator prior to setting this bit.					or is powered		
PCONA.4	-	Not used. Re	served fo	or future use	Э.				
PCONA.3	-	Not used. Re	served fo	or future use	Э.				
PCONA.2	-	Not used. Re	served fo	or future use	Э.				
PCONA.1	SPD	Serial Port (U that in either disabled rega	Power do	own mode o	or Total Po	wer down	mode, the		disabled. Note ock will be
PCONA.0	-	Not used. Re	served fo	or future use	Э.				

Figure 7-2: Power Control Register (PCONA)

POWER MONITORING FUNCTIONS

P89LPC906/907/908

UART P89LPC906/907/908

8. UART (P89LPC907, P89LPC908)

The **P89LPC907** and **P89LPC908** devices have an enhanced UART that is compatible with the conventional 80C51 UART, except that Timer 2 overflow cannot be used as a baud rate source. The UART does include an independent Baud Rate Generator. The baud rate can be selected from the CCLK (divided by a constant), Timer 1 overflow, or the independent Baud Rate Generator.

The UART in the **P89LPC907** does not include the RxD pin and descriptions of the receiver functions in this chapter do not apply to the **P89LPC907**. The transmitter is available for use in applications requiring the transmission of serial data. Often the transmitter function is useful for providing information during the debugging process.

In addition to the baud rate generation, enhancements over the standard 80C51 UART include Framing Error detection, break detect, automatic address recognition, selectable double buffering and several interrupt options. The UART can be operated in 4 modes:

MODE 0

Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted or received, LSB first. The baud rate is fixed at 1/16 of the CCLK.

MODE 1

10 bits are transmitted (through TxD) or received (through RxD): a start bit (logical 0), 8 data bits (LSB first), and a stop bit (logical 1). When data is received, the stop bit is stored in RB8 in Special Function Register SCON. The baud rate is variable and is determined by the Timer 1 overflow rate or the Baud Rate Generator (see "Baud Rate Generator and Selection" section).

MODE 2

11 bits are transmitted (through TxD) or received (through RxD): start bit (logical 0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logical 1). When data is transmitted, the 9th data bit (TB8 in SCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. When data is received, the 9th data bit goes into RB8 in Special Function Register SCON and the stop bit is not saved. The baud rate is programmable to either 1/16 or 1/32 of the CCLK frequency, as determined by the SMOD1 bit in PCON.

MODE 3

11 bits are transmitted (through TxD) or received (through RxD): a start bit (logical 0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logical 1). Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable and is determined by the Timer 1 overflow rate or the Baud Rate Generator (see "Baud Rate Generator and Selection" section).

In all four modes, transmission is initiated by any instruction that uses SBUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. Reception is initiated in the other modes by the incoming start bit if REN = 1.

UART P89LPC906/907/908

SFR SPACE

The UART SFRs are at the following locations:

Table 8-1: SFR Locations for UARTs

Register	Description	SFR Location
PCON	Power Control	87H
SCON	Serial Port (UART) Control	98H
SBUF	Serial Port (UART) Data Buffer	99H
SADDR	Serial Port (UART) Address	А9Н
SADEN	Serial Port (UART) Address Enable	В9Н
SSTAT	Serial Port (UART) Status	ВАН
BRGR1	Baud Rate Generator Rate High Byte	BFH
BRGR0	Baud Rate Generator Rate Low Byte	BEH
BRGCON	Baud Rate Generator Control	BDH

BAUD RATE GENERATOR AND SELECTION

The enhanced UART has an independent Baud Rate Generator. The baud rate is determined by a value programmed into the BRGR1 and BRGR0 SFRs. The UART can use either Timer 1 or the baud rate generator output as determined by BRGCON.2-1 (see Figure 8-2). Note that Timer T1 is further divided by 2 if the SMOD1 bit (PCON.7) is cleared. The independent Baud Rate Generator uses CCLK.

UPDATING THE BRGR1 AND BRGR0 SFRS

The baud rate SFRs, BRGR1 and BRGR0 must only be loaded when the Baud Rate Generator is disabled (the BRGEN bit in the BRGCON register is '0'). This avoids the loading of an interim value to the baud rate generator. (CAUTION: If either BRGR0 or BRGR1 is written when BRGEN = 1, the result is unpredictable.)

Table 8-2: Baud Rate Generation for UART

SCON.7 (SM0)	SCON.6 (SM1)	PCON.7 (SMOD1)	BRGCON.1 (SBRGS)	Receive/Transmit Baud Rate for UART
0	0	Х	X	CCLK/16
		0	0	CCLK/(256-TH1)64
0	1	1	0	CCLK/(256-TH1)32
		Х	1	CCLK/((BRGR1,BRGR0)+16)
1	0	0	Х	CCLK/32
'	U	1	Х	CCLK/16
		0	0	CCLK/(256-TH1)64
1	1	1	0	CCLK/(256-TH1)32
		Х	1	CCLK/((BRGR1,BRGR0)+16)

UART P89LPC906/907/908

	7	6	5	4	3	2	1	0
able	-	-	-	-	-	-	SBRGS	BRGEN
: Any reset								
xxxx00B								
SYMBOL	FUNCTION							
-	Reserved for	future use	e. Should r	not be set	to 1 by us	er progran	ns.	
SBRGS			erator as th	ne source	for baud ra	ates to UA	RT in mod	es 1 & 3 (se
BRGEN				ables the b	aud rate g	jenerator.	BRGR1 an	d BRGR0 c
	- SBRGS	c: Any reset cxxxx00B SYMBOL FUNCTION - Reserved for SBRGS Select Baud I Table for det BRGEN Baud Rate Ge	able : Any reset xxxx00B SYMBOL FUNCTION - Reserved for future use SBRGS Select Baud Rate Generator E Table for details) BRGEN Baud Rate Generator E	able : Any reset xxxx00B SYMBOL - Reserved for future use. Should r SBRGS Select Baud Rate Generator as th Table for details)	able	Able	Able	Able SBRGS SYMBOL Reserved for future use. Should not be set to 1 by user programs. SBRGS Select Baud Rate Generator as the source for baud rates to UART in modificable for details) BRGEN Baud Rate Generator Enable. Enables the baud rate generator. BRGR1 an

Figure 8-1: BRGCON Register




Figure 8-2: Baud Rate Generations for UART (Modes 1, 3)

FRAMING ERROR

A Framing error occurs when the stop bit is sensed as a logic '0'. A Framing error is reported in the status register (SSTAT). In addition, if SMOD0 (PCON.6) is 1, framing errors can be made available in SCON.7. If SMOD0 is 0, SCON.7 is SM0. It is recommended that SM0 and SM1 (SCON.7-6) are programmed when SMOD0 is '0'.

BREAK DETECT

A break is detected when any 11 consecutive bits are sensed low. A break detect is reported in the status register (SSTAT). Since a break condition also satisfies the requirements for a framing error, a break condition will also result in reporting a framing error. Once a break condition has been detected, the UART will go into an idle state and remain in this idle state until a stop bit has been received. The break detect can be used to reset the device by setting the EBRR bit (AUXR1.6).

A break detect reset will force the high byte of the program counter to be equal to the Boot Vector contents and the low byte cleared to 00h. The first instruction will be fetched from this address.

UART P89LPC906/907/908

SCON									
Address: 98h	1	7	6	5	4	3	2	1	0
Bit addressal	ble	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI
Reset Source	e(s): Any reset								
Reset Value:	0000000B								
BIT	SYMBOL	FUNCTION							
SCON.7	SM0/FE	The use of this is read and wri this bit is read a stop bit is detesoftware. (Note '0' - default mo	tten as S and writte cted. On e: UART	M0, which en as FE (F ce set, this mode bits	with SM1 Framing Er bit canno	, defines th ror). FE is t be cleare	ne serial po set by the ed by valid	ort mode. I receiver w frames bu	f SMOD0 = hen an inva t is cleared l
SCON. 6	SM1	With SM0, defi	nes the	serial port	mode (see	table belo	ow).		
	SM0, SM1	UART Mode	<u>UAR</u>	T 0 Baud F	Rate				
	0 0	0: shift register	CCL	16 (defa</td <td>ult mode o</td> <td>n any rese</td> <td>et)</td> <td></td> <td></td>	ult mode o	n any rese	et)		
	0 1	1: 8-bit UART	Varia	ble (see T	able)				
	1 0	2: 9-bit UART	CCLI	32 or CC</td <td>LK/16</td> <td></td> <td></td> <td></td> <td></td>	LK/16				
	1 1	3: 9-bit UART	Varia	ble (see T	able)				
SCON.5	SM2	Enables the m SM2 is set to 1 0, SM2 should	, then RI	will not be	activated i	f the receiv			
SCON.4	REN	Enables serial reception.	receptior	n. Set by so	oftware to	enable rec	eption. Cle	ar by softw	vare to disab
SCON.3	TB8	The 9th data b desired.	it that wi	ll be transr	nitted in M	odes 2 an	d 3. Set or	clear by s	oftware as
SCON.2	RB8	The 9th data b the stop bit tha						SM2 must	be 0), RB8
SCON.1	TI	Transmit interr the stop bit (se cleared by soft	e descrip						
SCON.0	RI	Receive interru approximately SMOD0, it is so middle of the s	halfway et near th	through the	e stop bit t of the 9th d	ime in Modata	de 1. For N 8). If SMC	Mode 2 or D0 = 1, it i	Mode 3, if is set near th

Figure 8-3: Serial Port Control Register (SCON)

UART P89LPC906/907/908

Address: BAh	1								
Not bit addressable		7	6	5	4	3	2	1	0
	e(s): Any reset	DBMOD	INTLO	CIDIS	DBISEL	FE	BR	OE	STINT
Reset Value:	•								
BIT	SYMBOL	FUNCTION							
SSTAT.7	DBMOD	mode 0. In o	Double buffering mode. When set = 1 enables double buffering. Must be '0' for UA mode 0. In order to be compatible with existing 80C51 devices, this bit is reset to 'disable double buffering.						
SSTAT.6	INTLO	of the stop b for mode 0.	Transmit interrupt position. When cleared = 0, the Tx interrupt is issued at the beg of the stop bit. When set =1, the Tx interrupt is issued at end of the stop bit. Must for mode 0. Note that in the case of single buffering, if the Tx interrupt occurs at the far STOP bit, a gap may exist before the next start bit.						bit. Must be '0
SSTAT.5	CIDIS	cleared = 0,	Combined Interrupt Disable. When set = 1, Rx and Tx interrupts are separate. When cleared = 0, the UART uses a combined Tx/Rx interrupt (like a conventional 80C51 UART). This bit is reset to '0' to select combined interrupts.						
SSTAT.4	DBISEL	controls the set, one tran also one mo (INTLO = 1) last interrupt	number of smit interr re transmi of the ST can be use transmit	f interrupts rupt is gen it interrupt OP bit of t sed to indi interrupt i	s that can cerated afte generated the last chaicate that a generate	ccur when r each cha at the beg racter sen Il transmit	double by tracter write ginning (IN tracter) to the contractions of the contractions o	uffering is ten to SBI ITLO = 0) more data s are over	enabled. This benabled. Whe JF, and there or the end in buffer). Thi . When cleare F. Must be '0'
			rrupt is de	termined l	oy INTLO. \	Whèn the f	irst charac		location of the en, the transm
SSTAT.3	FE	Framing erro			ne receiver	fails to se	e a valid S	STOP bit a	t the end of th
SSTAT.2	BR	Break Detection Cleared by s		reak is de	tected whe	en any 11	consecuti	ve bits are	sensed low.
SSTAT.1	OE		ne softwar	e has rea	d the previ	ous charac	cter from t	he buffer),	er while it is st i.e., when bit re.
SSTAT.0	STINT	(CIDIS = 0).	d (vector a When cle accompan	address 00 ared = 0, l ied by a R	023h) is sh FE, BR, OE II, which wi	ared with F E cannot ca Il generate	RI (CIDIS = ause an in an interru	= 1) or the terrupt. (N ipt regardl	combined TI/F lote: FE, BR, o ess of the stat

Figure 8-4: Serial Port Status Register (SSTAT)

MORE ABOUT UART MODE 0

In Mode 0, a write to SBUF will initiate a transmission. At the end of the transmission, TI (SCON.1) is set, which must be cleared in software. Double buffering must be disabled in this mode.

Reception is initiated by clearing RI (SCON.0). Synchronous serial transfer occurs and RI will be set again at the end of the transfer. When RI is cleared, the reception of the next character will begin. Refer to Figure 8-5 for timing.

UART P89LPC906/907/908




Figure 8-5: Serial Port Mode 0 (Double Buffering Must Be Disabled)

MORE ABOUT UART MODE 1

Reception is initiated by detecting a 1-to-0 transition on RxD. RxD is sampled at a rate 16 times the programmed baud rate. When a transition is detected, the divide-by-16 counter is immediately reset. Each bit time is thus divided into 16 counter states. At the 7th, 8th, and 9th counter states, the bit detector samples the value of RxD. The value accepted is the value that was seen in at least 2 of the 3 samples. This is done for noise rejection. If the value accepted during the first bit time is not 0, the receive circuits are reset and the receiver goes back to looking for another 1-to-0 transition. This provides rejection of false start bits. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.

The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated: RI = 0 and either SM2=0 or the received stop bit =1. If either of these two conditions is not met, the received frame is lost. If both conditions are met, the stop bit goes into RB8, the 8 data bits go into SBUF, and RI is activated.




Figure 8-6: Serial Port Mode 1 (Only Single Transmit Buffering Case Is Shown)

UART P89LPC906/907/908

MORE ABOUT UART MODES 2 AND 3

Reception is the same as in Mode 1.

The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated. (a) RI = 0, and (b) Either SM2 = 0, or the received 9th data bit = 1. If either of these conditions is not met, the received frame is lost, and RI is not set. If both conditions are met, the received 9th data bit goes into RB8, and the first 8 data bits go into SBUF.




Figure 8-7: Serial Port Mode 2 or 3 (Only Single Transmit Buffering Case Is Shown)

FRAMING ERROR AND RI IN MODES 2 AND 3 WITH SM2 = 1

If SM2 = 1 in modes 2 and 3, RI and FE behave as in the following table.

Mode	PCON.6 (SMOD0)	RB8	RI	FE
		0	No RI when RB8 = 0	Occurs during STOP bit
2	0	1	Similar to Figure 8-7, with SMOD0 = 0, RI occurs during RB8, one bit before FE	Occurs during STOP bit
		0	No RI when RB8 = 0	Will NOT occur
3	1	1	Similar to Figure 8-7, with SMOD0 = 1, RI occurs during STOP bit	Occurs during STOP bit

Table 8-3: FE and RI when SM2 = 1 in Modes 2 and 3.

BREAK DETECT

A break is detected when 11 consecutive bits are sensed low and is reported in the status register (SSTAT). For Mode 1, this consists of the start bit, 8 data bits, and two stop bit times. For Modes 2 & 3, this consists of the start bit, 9 data bits, and one stop bit. The break detect bit is cleared in software or by a reset. The break detect can be used to reset the device. This occurs if the UART is enabled and the the EBRR bit (AUXR1.6) is set and a break occurs.

UART P89LPC906/907/908

DOUBLE BUFFERING

The UART has a transmit double buffer that allows buffering of the next character to be written to SBUF while the first character is being transmitted. Double buffering allows transmission of a string of characters with only one stop bit between any two characters, provided the next character is written between the start bit and the stop bit of the previous character.

Double buffering can be disabled. If disabled (DBMOD, i.e. SSTAT.7 = 0), the UART is compatible with the conventional 80C51 UART. If enabled, the UART allows writing to SBUF while the previous data is being shifted out.

DOUBLE BUFFERING IN DIFFERENT MODES

Double buffering is only allowed in Modes 1, 2 and 3. When operated in Mode 0, double buffering must be disabled (DBMOD = 0).

TRANSMIT INTERRUPTS WITH DOUBLE BUFFERING ENABLED (MODES 1, 2 AND 3)

Unlike the conventional UART, when double buffering is enabled, the Tx interrupt is generated when the double buffer is ready to receive new data. The following occurs during a transmission (assuming eight data bits):

- 1. The double buffer is empty initially.
- 2. The CPU writes to SBUF.
- 3. The SBUF data is loaded to the shift register and a Tx interrupt is generated immediately.
- 4. If there is more data, go to 6, else continue on 5.
- 5. If there is no more data, then:
 - If DBISEL is '0', no more interrupts will occur.
 - If DBISEL is '1' and INTLO is '0', a Tx interrupt will occur at the beginning of the STOP bit of the data currently in the shifter (which is also the last data).
 - If DBISEL is '1' and INTLO is '1', a Tx interrupt will occur at the end of the STOP bit of the data currently in the shifter (which is also the last data).
- 6. If there is more data, the CPU writes to SBUF again. Then:
 - If INTLO is '0', the new data will be loaded and a Tx interrupt will occur at the beginning of the STOP bit of the data currently in the shifter.
 - If INTLO is '1', the new data will be loaded and a Tx interrupt will occur at the end of the STOP bit of the data currently in the shifter.

Go to 3.

Note that if DBISEL is '1' and the CPU is writing to SBUF when the STOP bit of the last data is shifted out, there can be an uncertainty of whether a Tx interrupt is generated already with the UART not knowing whether there is any more data following.

UART P89LPC906/907/908




Figure 8-8: Transmission with and without Double Buffering

THE 9TH BIT (BIT 8) IN DOUBLE BUFFERING (MODES 1, 2 AND 3)

If double buffering is disabled (DBMOD, i.e. SSTAT.7 = 0), TB8 can be written before or after SBUF is written, provided TB8 is updated before that TB8 is shifted out. TB8 must not be changed again until after TB8 shifting has been completed, as indicated by the Tx interrupt.

If double buffering is enabled, TB8 MUST be updated before SBUF is written, as TB8 will be double-buffered together with SBUF data. The operation described in the section "Transmit Interrupts with Double Buffering Enabled (Modes 1, 2 and 3)" becomes as follows:

- 1. The double buffer is empty initially.
- 2. The CPU writes to TB8.
- 3. The CPU writes to SBUF.
- 4. The SBUF/TB8 data is loaded to the shift register and a Tx interrupt is generated immediately.
- 5. If there is more data, go to 7, else continue on 6.
- 6. If there is no more data, then:
 - If DBISEL is '0', no more interrupt will occur.
 - If DBISEL is '1' and INTLO is '0', a Tx interrupt will occur at the beginning of the STOP bit of the data currently in the shifter (which is also the last data).

UART P89LPC906/907/908

- If DBISEL is '1' and INTLO is '1', a Tx interrupt will occur at the end of the STOP bit of the data currently in the shifter (which is also the last data).

- 7. If there is more data, the CPU writes to TB8 again.
- 8. The CPU writes to SBUF again. Then:
 - If INTLO is '0', the new data will be loaded and a Tx interrupt will occur at the beginning of the STOP bit of the data currently in the shifter.
 - If INTLO is '1', the new data will be loaded and a Tx interrupt will occur at the end of the STOP bit of the data currently in the shifter.

Go to 4.

Note that if DBISEL is '1' and the CPU is writing to SBUF when the STOP bit of the last data is shifted out, there can be an uncertainty of whether a Tx interrupt is generated already with the UART not knowing whether there is any more data following.

MULTIPROCESSOR COMMUNICATIONS

UART modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received or transmitted. When data is received, the 9th bit is stored in RB8. The UART can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON. One way to use this feature in multiprocessor systems is as follows:

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that follow. The slaves that weren't being addressed leave their SM2 bits set and go on about their business, ignoring the subsequent data bytes.

Note that SM2 has no effect in Mode 0, and must be '0' in Mode 1.

AUTOMATIC ADDRESS RECOGNITION

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes (mode 2 and mode 3), the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to be used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

```
Slave 0 SADDR = 1100 0000
SADEN = 1111 1101
Given = 1100 00X0
Slave 1 SADDR = 1100 0000
SADEN = 1111 1110
Given = 1100 000X
```

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010

UART P89LPC906/907/908

since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be $1100\ 0001$ since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with $1100\ 0000$.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0 SADDR = 1100 0000 SADEN = <u>1111 1001</u> Given = 1100 0XX0

Slave 1 SADDR = 1110 0000 SADEN = 1111 1010 Given = 1110 0X0X

Slave 2 SADDR = 1110 0000 SADEN = <u>1111 1100</u> Given = 1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2. The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are treated as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal. Upon reset SADDR and SADEN are loaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard UART drivers which do not make use of this feature.

UART P89LPC906/907/908

RESET P89LPC906/907/908

9. RESET

The P1.5/RST pin can function as either an active low reset input or as a digital input, P1.5. The RPE (Reset Pin Enable) bit in UCFG1, when set to 1, enables the external reset input function on P1.5. When cleared, P1.5 may be used as an input pin.

NOTE: During a power-on sequence, The RPE selection is overriden and this pin will always functions as a reset input. An external circuit connected to this pin should not hold this pin low during a Power-on sequence as this will keep the device in reset. After power-on this input will function either as an external reset input or as a digital input as defined by the RPE bit. Only a power-on reset will temporarily override the selection defined by RPE bit. Other sources of reset will not override the RPE bit.

NOTE: During a power cycle, V_{DD} must fall below V_{POR} (see "DC electrical characteristics" in the datasheet) before pwoer is reapplied, in order to ensure a power-on reset.

Reset can be triggered from the following sources (see Figure 9-1):

- External reset pin (during power-on or if user configured via UCFG1);
- · Power-on Detect;
- · Brownout Detect:
- · Watchdog Timer;
- · Software reset;
- · UART break-character detect reset. (P89LPC908)

For every reset source, there is a flag in the Reset Register, RSTSRC. The user can read this register to determine the most recent reset source. These flag bits can be cleared in software by writing a '0' to the corresponding bit. More than one flag bit may be set:

- During a power-on reset, both POF and BOF are set but the other flag bits are cleared.
- · For any other reset, any previously set flag bits that have not been cleared will remain set.

POWER-ON RESET CODE EXECUTION

The **P89LPC906/907/908** contains two special Flash elements: the BOOT VECTOR and the Boot Status Bit. Following reset, the device examines the contents of the Boot Status Bit. If the Boot Status Bit is set to zero, power-up execution starts at location 0000H, which is the normal start address of the user's application code. When the Boot Status Bit is set to a one, the contents of the Boot Vector is used as the high byte of the execution address and the low byte is set to 00H. The factory default setting is 00H. A UART break-detect reset (**P89LPC908**) will have the same effect as a non-zero Status Bit.




Figure 9-1: Block Diagram of Reset

RESET P89LPC906/907/908

Address: DFH		7	6	5	4	3	2	1	0
Not bit addressa	ıhle	-	-	BOF	POF	R_BK	R_WD	R_SF	R_EX
Reset Sources:									
	•		rooot val	ıo Othor r	ooot oouro	oo will oot	oorroonon	dina hita \	
Reset Value: xx	•	•	i ieset vait	de. Other i	eset sourc	es wiii set	correspon	ully bits.)	
BIT	SYMBOL	FUNCTION							
RSTSRC.7-6	-	Reserved fo	Reserved for future use. Should not be set to 1 by user programs.						
RSTSRC.5	BOF	Brownout De until cleared and this bit v	by softwa	re by writin	g a '0' to tl	he bit. (No	te: Ón a Po		
RSTSRC.4	ver-up con	When Povidition. The (Note: On science)	POF flag	will remain	n set until d	cleared by	software b		
RSTSRC.3	R_BK	Break detectives reset will occurred by s	ur. This bi	t is set to in	dicate that	t the syste	m reset is c	aused by	a break de
RSTSRC.2	R_WD	Watchdog T reset.(NOTE		•	•	ware by w	riting a '0'	to the bit c	or a Power
RSTSRC.1	R_SF	Software res	et Flag. C	leared by	software by	y writing a	'0' to the b	oit or a Pov	wer-on res
RSTSRC.0	R_EX	External res	•				•		•

Figure 9-2: Reset Sources Register

ANALOG COMPARATORS

P89LPC906/907/908

10. ANALOG COMPARATORS

An analog comparator is provided on the **P89LPC906/907/908**. Comparator operation is such that the output is a logical one when the positive input is greater than the negative input (selectable from a pin or an internal reference voltage). Otherwise the output is a zero. The output may be read in a register. The output may also be routed to a pin. The comparator may be configured to cause an interrupt when the output value changes.

The connections to the comparator are shown in Figure 10-2. The comparator functions to $V_{DD} = 2.4V$.

When the comparator is first enabled, the comparator output and interrupt flag are not guaranteed to be stable for 10 microseconds. The comparator interrupt should not be enabled during that time, and the comparator interrupt flag must be cleared before the interrupt is enabled in order to prevent an immediate interrupt service.

COMPARATOR CONFIGURATION

The comparator control register, CMP1, is shown in Figure 10-1. The possible configurations for the comparator are shown in Figure 10-3.

	7	6	5	4	3	2	1	0
sable	CE1 - CN1 OE1 CO1 C							
(s): Any reset			•	•		•	•	<u> </u>
x000000B								
SYMBOL	FUNCTION							
-	Reserved for	future us	se.					
CE1					ator functio	n is enable	ed. Compa	arator output i
-	Reserved for future use.							
CN1	Comparator negative input select. When 0, the comparator reference pin CMPREF is selected as the negative comparator input. When 1, the internal comparator reference, Vref. is selected as the negative comparator input.							
OE1	•		, I		•			•
CO1	Comparator	output, sy	nchronized	to the CP	U clock to	allow read	ding by so	ftware.
CMF1	•	•	•	•			•	•
	s): Any reset ex000000B SYMBOL - CE1 - CN1	sable (s): Any reset (x000000B SYMBOL FUNCTION - Reserved for CE1 Comparator stable 10 mid - Reserved for CN1 Comparator selected as to the virily virily virily is selected. OE1 Output enable comparator is CO1 Comparator in COn change.	sable	sable - CE1 Symbol Function - Reserved for future use. CE1 Comparator enable. When set, the stable 10 microseconds after CE - Reserved for future use. CN1 Comparator negative input select selected as the negative comparator, is selected as the negative. OE1 Output enable. When 1, the comparator is enabled (CE1 = 1) CO1 Comparator output, synchronized CMF1 Comparator interrupt flag. This bit COn changes state. This bit will of	sable - CE1 - SYMBOL FUNCTION - Reserved for future use. CE1 Comparator enable. When set, the comparator stable 10 microseconds after CE1 is set. - Reserved for future use. CN1 Comparator negative input select. When 0, selected as the negative comparator input. Vref, is selected as the negative comparator out comparator is enabled (CE1 = 1). This outp CO1 Comparator output, synchronized to the CP CMF1 Comparator interrupt flag. This bit is set by COn changes state. This bit will cause a ha	sable CE1 - CN1 s): Any reset (x0000000B) SYMBOL FUNCTION - Reserved for future use. CE1 Comparator enable. When set, the comparator function stable 10 microseconds after CE1 is set. - Reserved for future use. CN1 Comparator negative input select. When 0, the comparator input. When 1, the Virefing is selected as the negative comparator input. When 1, the Virefing is selected as the negative comparator output is concomparator is enabled (CE1 = 1). This output is asynctic CO1 Comparator output, synchronized to the CPU clock to CMF1 Comparator interrupt flag. This bit is set by hardware COn changes state. This bit will cause a hardware interpretation.	sable CE1 - CN1 OE1 SYMBOL FUNCTION - Reserved for future use. CE1 Comparator enable. When set, the comparator function is enable stable 10 microseconds after CE1 is set. - Reserved for future use. CN1 Comparator negative input select. When 0, the comparator referselected as the negative comparator input. When 1, the internal Vref, is selected as the negative comparator output is connected to a comparator is enabled (CE1 = 1). This output is asynchronous to CO1 Comparator output, synchronized to the CPU clock to allow read CMF1 Comparator interrupt flag. This bit is set by hardware whenever COn changes state. This bit will cause a hardware interrupt if en	sable - CE1 - CN1 OE1 CO1 s): Any reset cx0000000B SYMBOL FUNCTION - Reserved for future use. CE1 Comparator enable. When set, the comparator function is enabled. Comparator to future use. - Reserved for future use. CN1 Comparator negative input select. When 0, the comparator reference pin selected as the negative comparator input. When 1, the internal comparator Vref, is selected as the negative comparator output is connected to the CMP1 comparator is enabled (CE1 = 1). This output is asynchronous to the CPU CO1 Comparator output, synchronized to the CPU clock to allow reading by so CMF1 Comparator interrupt flag. This bit is set by hardware whenever the comp COn changes state. This bit will cause a hardware interrupt if enabled. Cl

Figure 10-1: Comparator Control Register (CMP1)

ANALOG COMPARATORS

P89LPC906/907/908




Figure 10-2: Comparator Input and Output Connections




Figure 10-3: Comparator Configurations

INTERNAL REFERENCE VOLTAGE

An internal reference voltage, Vref, may supply a default reference when a single comparator input pin is used. Please refer to the Datasheet for specifications.

COMPARATOR INTERRUPT

The comparator has an interrupt flag, CMF1, contained in its configuration register. This flag is set whenever the comparator output changes state. The flag may be polled by software or may be used to generate an interrupt. The interrupt will be generated when the interrupt enable bit EC in the IEN1 register is set and the interrupt system is enabled via the EA bit in the IEN0 register.

When a comparator is disabled the comparator's output, COx, goes high. If the comparator output was low and then is disabled, the resulting transition of the comparator output from a low to high state will set the the comparator flag, CMFx. This will cause an interrupt if the comparator interrupt is enabled. The user should therefore disable the comparator interrupt prior to disabling the comparator. Additionally, the user should clear the comparator flag, CMFx, after disabling the comparator.

COMPARATOR AND POWER REDUCTION MODES

The comparator(s) may remain enabled when Power down or Idle mode is activated, but the comparator(s) are disabled automatically in Total Power down mode.

If the comparator interrupt is enabled (except in Total Power down mode), a change of the comparator output state will generate an interrupt and wake up the processor.

ANALOG COMPARATORS

P89LPC906/907/908

If the comparator output to a pin is enabled, the pin should be configured in the push-pull mode in order to obtain fast switching times while in power down mode. The reason is that with the oscillator stopped, the temporary strong pullup that normally occurs during switching on a quasi-bidirectional port pin does not take place.

The comparator consumes power in Power down and Idle modes, as well as in the normal operating mode. This fact should be taken into account when system power consumption is an issue. To minimize power consumption, the user can disable the comparator via PCONA.5 or put the device in Total Power down mode.

COMPARATOR CONFIGURATION EXAMPLE

The code shown below is an example of initializing the comparator. This comparator is configured to use the CMPREF inputs. The comparator output drives the CMP pin and generates an interrupt when the comparator output changes.

CMPINIT:

SETB

RET

EΑ

MOV PT0AD,#030h ; Disable digital INPUTS on pins that are used ; for analog functions: CIN, CMPREF. ; Disable digital OUTPUTS on pins that are used **ANL** P0M2,#0CFh **ORL** P0M1,#030h ; for analog functions: CIN, CMPREF. MOV CMP1,#024h ; Turn on comparator and set up for: ; - Negative input from CMPREF pin. ; - Output to CMP pin enabled. **CALL** ; The comparator has to start up for at delay10us ; least 10 microseconds before use. **ANL** CMP1,#0FEh ; Clear comparator interrupt flag. **SETB** EC ; Enable the comparator interrupt. The ; priority is left at the current value.

; Return to caller.

The interrupt routine used for the comparator must clear the interrupt flag (CMF1 in this case) before returning.

; Enable the interrupt system (if needed).

ANALOG COMPARATORS

P89LPC906/907/908

KEYPAD INTERRUPT (KBI)

P89LPC906/907/908

11. KEYPAD INTERRUPT (KBI)

The Keypad Interrupt function is intended primarily to allow a single interrupt to be generated when the Port 0 bits are equal to or not equal to a certain pattern. This function can be used for keypad recognition. The user can configure the port via SFRs for different tasks.

There are three SFRs used for this function. The Keypad Interrupt Mask Register (KBMASK) is used to define which input pins connected to Port 0 are enabled to trigger the interrupt. The Keypad Pattern Register (KBPATN) is used to define a pattern that is compared to the value of Port 0. The Keypad Interrupt Flag (KBIF) in the Keypad Interrupt Control Register (KBCON) is set when the condition is matched while the Keypad Interrupt function is active. An interrupt will be generated if it has been enabled by setting the EKBI bit in IEN1 register and EA = 1. The PATN_SEL bit in the Keypad Interrupt Control Register (KBCON) is used to define equal or not-equal for the comparison.

In order to use the Keypad Interrupt as an original KBI function like in the 87LPC76x series, the user needs to set KBPATN = 0FFH and PATN_SEL = 0 (not equal), then any key connected to Port0 which is enabled by KBMASK register will cause the hardware to set KBIF = 1 and generate an interrupt if it has been enabled. The interrupt may be used to wake up the CPU from Idle or Power down modes. This feature is particularly useful in handheld, battery powered systems that need to carefully manage power consumption yet also need to be convenient to use.

In order to set the flag and and cause an interrupt, the pattern on Port 0 must be held longer than 6 CCLKs.




Figure 11-1: Keypad Pattern Register

KBCON											
Address: 94h		_	7	6	5	4	3	2	1	0	_
Not bit addres	sable		-	-	-	-	-	-	PATN_SEL	KBIF	
Reset Source	(s): Any reset										
Reset Value: >	xxxxxx00B										
BIT	SYMBOL	FUN	CTION								
KBCON.7-2	-	Rese	rved								
KBCON.1	PATN_SEL	Patte	Pattern Matching Polarity selection. When set, Port 0 has to be equal to the user-defined Pattern in KBPATN to generate the interrupt. When clear, Port 0 has to be not equal to the value of KBPATN register to generate the interrupt.								
KBCON.0	KBIF		Keypad Interrupt Flag. Set when Port 0 matches user defined conditions specified in KBPATN, KBMASK, and PATN_SEL. Needs to be cleared by software by writing "0".								

Figure 11-2: Keypad Control Register

KEYPAD INTERRUPT (KBI)

P89LPC906/907/908

KBMASK		7	6	5	4	3	2	1	0
Address: 86h		-	KBMASK.6	KBMASK.5	KBMASK.4	-	-	-	-
Not bit address	able		•				•	•	<u>'</u>
Reset Source(s): Any reset								
Reset Value: 00	0000000B								
BIT	SYMBOL	FUNCTIO	N						
KBMASK.7	-	Reserved							
KBMASK.6	-	When set	, enables	P0.6 as a	cause of a	Keypad I	nterrupt.		
KBMASK.5	-	When set	, enables	P0.5 as a	cause of a	Keypad I	nterrupt.		
KBMASK.4	-	When set	, enables	P0.4 as a	cause of a	Keypad I	nterrupt.		
KBMASK.3:0	-	Reserved							
Note: the Keypa	ad Interrupt mus	st be enabled	l in order f	or the setti	ings of the	KBMASK	register to	be effecti	ve.
Rite positions K	BMASK.7, KBM	1ASK.3, KBM	IASK.2, KI	BMASK.1,	and KBMA	SK.0 sho	ould always	be writter	n as a '0'.

Figure 11-3: Keypad Interrupt Mask Register (KBM)

WATCHDOG TIMER

P89LPC906/907/908

12. WATCHDOG TIMER

The watchdog timer subsystem protects the system from incorrect code execution by causing a system reset when it underflows as a result of a failure of software to feed the timer prior to the timer reaching its terminal count. The watchdog timer can only be reset by a power-on reset.

WATCHDOG FUNCTION

The user has the ability using the WDCON and UCFG1 registers to control the run /stop condition of the WDT, the clock source for the WDT, the prescaler value, and whether the WDT is enabled to reset the device on underflow. In addition, there is a safety mechanism which forces the WDT to be enabled by values programmed into UCFG1 either through IAP or a commercial programmer.

The WDTE bit (UCFG1.7), if set, enables the WDT to reset the device on underflow. Following reset, the WDT will be running regardless of the state of the WDTE bit.

The WDRUN bit (WDCON.2) can be set to start the WDT and cleared to stop the WDT. Following reset this bit will be set and the WDT will be running. All writes to WDCON need to be followed by a feed sequence (see section "Feed Sequence" on page 80). Additional bits in WDCON allow the user to select the clocksource for the WDT and the prescaler.

When the timer is not enabled to reset the device on underflow, the WDT can be used in "timer mode" and be enabled to produce an interrupt (IEN0.6) if desired.

The Watchdog Safety Enable bit, WDSE (UCFG1.4) along with WDTE, is designed to force certain operating conditions at power-up. Refer to the Table for details

Table 12-1: .Watchdog timer configuration

WDTE (UCFG1.7)	WDSE (UCFG1.4)	FUNCTION
0	х	The watchdog reset is disabled. The timer can be used as an internal timer and can be used to generate an interrupt. WDSE has no effect.
1	0	The watchdog reset is enabled. The user can set WDCLK to choose the clock source.
1	1	The watchdog reset is enabled, along with additional safety features: 1. WDCLK is forced to 1 (using watchdog oscillator) 2. WDCON and WDL register can only be written once 3. WDRUN is forced to 1 and cannot be cleared by software.

Figure 12-3 shows the watchdog timer in watchdog mode. It consists of a programmable 13-bit prescaler, and an 8-bit down counter. The down counter is clocked (decremented) by a tap taken from the prescaler. The clock source for the prescaler is either PCLK or the watchdog oscillator selected by the WDCLK bit in the WDCON register. (Note that switching of the clock sources will not take effect immediately - see section "Watchdog Clock Source" on page 84).

The watchdog asserts the watchdog reset when the watchdog count underflows and the watchdog reset is enabled. When the watchdog reset is enabled, writing to WDL or WDCON must be followed by a feed sequence for the new values to take effect.

If a watchdog reset occurs, the internal reset is active for at least one watchdog clock cycle (PCLK or the watchdog oscillator clock). If CCLK is still running, code execution will begin immediately after the reset cycle. If the processor was in Power down mode, the watchdog reset will start the oscillator and code execution will resume after the oscillator is stable.

WATCHDOG TIMER

P89LPC906/907/908




Figure 12-1: Watchdog Prescaler

FEED SEQUENCE

The watchdog timer control register and the 8-bit down counter (Figure 12-3) are not directly loaded by the user. The user writes to the WDCON and the WDL SFRs. At the end of a feed sequence, the values in the WDCON and WDL SFRs are loaded to the control register and the 8-bit down counter. Before the feed sequence, any new values written to these two SFRs will not take effect. To avoid a watchdog reset, the watchdog timer needs to be fed (via a special sequence of software action called the feed sequence) prior to reaching an underflow.

To feed the watchdog, two write instructions must be sequentially executed successfully. Between the two write instructions, SFR reads are allowed, but writes are not allowed. The instructions should move A5H to the WFEED1 register and then 5AH to the WFEED2 register. An incorrect feed sequence will cause an immediate watchdog reset. The program sequence to feed the watchdog timer is as follows:

CLR EA ; disable interrupt

MOV WFEED1,#0A5h ; do watchdog feed part 1 MOV WFEED2,#05Ah ; do watchdog feed part 2

SETB EA ; enable interrupt

This sequence assumes that the P89LPC906/907/908 interrupt system is enabled and there is a possibility of an interrupt request occuring during the feed sequence. If an interrupt was allowed to be serviced and the service routine contained any SFR writes, it would trigger a watchdog reset. If it is known that no interrupt could occur during the feed sequence, the instructions to disable and re-enable interrupts may be removed.

In watchdog mode (WDTE = 1), writing the WDCON register must be IMMEDIATELY followed by a feed sequence to load the WDL to the 8-bit down counter, and the WDCON to the shadow register. If writing to the WDCON register is not immediately followed by the feed sequence, a watchdog reset will occur.

For example: setting WDRUN = 1:

MOV ACC,WDCON ; get WDCON SETB ACC.2 ; set WD_RUN=1

MOV WDL,#0FFh : New count to be loaded to 8-bit down counter

CLR EA ; disable interrupt

MOV WDCON,ACC ; write back to WDCON (after the watchdog is enabled, a feed must occur

; immediately)

WATCHDOG TIMER

P89LPC906/907/908

MOV WFEED1,#0A5h ; do watchdog feed part 1 MOV WFEED2,#05Ah ; do watchdog feed part 2

SETB EA ; enable interrupt

In timer mode (WDTE = 0), WDCON is loaded to the control register every CCLK cycle (no feed sequence is required to load the control register), but a feed sequence is required to load from the WDL SFR to the 8-bit down counter before a time-out occurs.

WDCON		7	6	5	4	3	2	1	0	
Address: A7h		PRE2	PRE2 PRE1 PRE0 WDRUN WDTOF WI							
Not bit address	sable									
Reset Source(s): See reset valu	ue below								
Reset Value:	111xx1?1B	(Note: WDC reset, set to			•				n Power-o	
BIT	SYMBOL	FUNCTION								
WDCON.7-5	PRE2-PRE0	Clock Presca	aler Tap S	elect. Refe	r to Table	for detail	s.			
WDCON.4-3	-	Reserved for	Reserved for future use. Should not be set to 1 by user program.							
WDCON.2	WDRUN	Watchdog R when WDRU software if b	JN = 0. Thi	s bit is force	ced to 1 (w	atchdog r				
WDCON.1	WDTOF	Watchdog T In watchdog to this bit in	mode, a fe							
WDCON.0	WDCLK	Watchdog in PCLK is sele section bit is forced	ected. (If the Power do	e CPU is p wn operatio	owered doon"). (Note	own, the very	vatchdog is VDTE and	disabled i WDSE are	f WDCLK :	

Figure 12-2: Watchdog Timer Control Register

The number of watchdog clocks before timing out is calculated by the following equations:

$$tclks = (2^{(5+PRE)})(WDL+1)+1$$

where:

- PRE is the value of prescaler (PRE2-PRE0) which can be the range 0-7, and;
- WDL is the value of watchdog load register which can be the range of 0-255.

The minimum number of tclks is:

$$tclks = (2^{(5+0)})(0+1)+1 = 33$$

The maximum number of tclks is:

$$tclks = (2^{(5+7)})(255+1)+1 = 1,048,577$$

The following table shows sample P89LPC906/907/908 timeout values.

WATCHDOG TIMER

P89LPC906/907/908

Table 12-2: P89LPC906/907/908 Watchdog Timeout Values

		Timeout Period	Watchdog Cl	ock Source
PRE2-PRE0	WDL in decimal)	(in watchdog clock cycles)	400KHz Watchdog Oscillator Clock (Nominal)	12MHz CCLK (6MHz CCLK/2 Watchdog Clock)
000	0	33	82.5µs	5.50µs
000	255	8,193	20.5ms	1.37ms
001	0	65	162.5µs	10.8µs
001	255	16,385	41.0ms	2.73ms
010	0	129	322.5µs	21.5µs
010	255	32,769	81.9ms	5.46ms
011	0	257	642.5µs	42.8µs
UII	255	65,537	163.8ms	10.9ms
100	0	513	.1.28ms	85.5µs
100	255	131,073	327.7ms	21.8ms
101	0	1,025	2.56ms	170.8µs
101	255	262,145	655.4ms	43.7ms
110	0	2,049	5.12ms	341.5µs
110	255	524,289	1.31s	87.4ms
111	0	4097	10.2ms	682.8µs
111	255	1,048,577	2.62s	174.8ms

WATCHDOG TIMER

P89LPC906/907/908




Figure 12-3: Watchdog Timer in Watchdog Mode (WDTE = 1)

WATCHDOG TIMER IN TIMER MODE

Figure 12-4 shows the Watchdog Timer in Timer Mode. In this mode, any changes to WDCON are written to the shadow register after one watchdog clock cycle. A watchdog underflow will set the WDTOF bit. If IEN0.6 is set, the watchdog underflow is enabled to cause an interrupt. WDTOF is cleared by writing a '0' to this bit in software. When an underflow occurs, the contents of WDL is reloaded into the down counter and the watchdog timer immediately begins to count down again.

A feed is necessary to cause WDL to be loaded into the down counter before an underflow occurs. Incorrect feeds are ignored in this mode.

WATCHDOG TIMER

P89LPC906/907/908




Figure 12-4: Watchdog Timer in Timer Mode (WDTE = 0)

POWER DOWN OPERATION

The WDT oscillator will continue to run in power down, consuming approximately 50uA, as long as the WDT oscillator is selected as the clock source for the WDT. Selecting PCLK as the WDT source will result in the WDT oscillator going into power down with the rest of the device (see section "Watchdog Clock Source", below). Power down mode will also prevent PCLK from running and therefore the watchdog is effectively disabled.

WATCHDOG CLOCK SOURCE

The watchdog timer system has an on-chip 400KHz oscillator. The watchdog timer can be clocked from either the watchdog oscillator or from PCLK (refer to Figure 12-1) by configuring the WDCLK bit in the Watchdog Control Register WDCON. When the watchdog feature is enabled, the timer must be fed regularly by software in order to prevent it from resetting the CPU.

After changing WDCLK (WDCON.0), switching of the clock source will not immediately take effect. As shown in Figure 12-3, the selection is loaded after a watchdog feed sequence. In addition, due to clock synchronization logic, it can take two old clock cycles before the old clock source is deselected, and then an additional two new clock cycles before the new clock source is selected.

Since the prescaler starts counting immediately after a feed, switching clocks can cause some inaccuracy in the prescaler count. The inaccuracy could be as much as 2 old clock source counts plus 2 new clock cycles.

Note: When switching clocks, it is important that the old clock source is left enabled for 2 clock cycles after the feed completes. Otherwise, the watchdog may become disabled when the old clock source is disabled. For example, suppose PCLK (WCLK=0) is the current clock source. After WCLK is set to '1', the program should wait at least two PCLK cycles (4 CCLKs) after the feed completes before going into Power down mode. Otherwise, the watchdog could become disabled when CCLK turns off. The watchdog oscillator will never become selected as the clock source unless CCLK is turned on again first.

WATCHDOG TIMER

P89LPC906/907/908

PERIODIC WAKEUP FROM POWER DOWN WITHOUT AN EXTERNAL OSCILLATOR

Without using an external oscillator source, the power consumption required in order to have a periodic wakeup is determined by the power consumption of the internal oscillator source used to produce the wakeup. The Real-time clock running from the internal RC oscillator can be used. The power consumption of this oscillator is approximately 300uA. Instead, if the WDT is used to generate interrupts the current is reduced to approximately 50uA. Whenever the WDT underflows, the device will wake up.

WATCHDOG TIMER

P89LPC906/907/908

ADDITIONAL FEATURES

P89LPC906/907/908

13. ADDITIONAL FEATURES

The AUXR1 register contains several special purpose control bits that relate to several chip features. AUXR1 is described in Figure 13-1.

AUXR1		7	6	5	4	3	2	1	0
Address: A2h		CLKLP	EBRR	-	-	SRST	0	-	DPS
Not bit addres	ssable								
Reset Source	e(s): Any reset								
Reset Value:	000000x0B								
BIT	SYMBOL	FUNCTION							
AUXR1.7	CLKLP		n the clock	(frequency	is 8MHz				ck circuits. Ca ared to suppo
AUXR1.6	EBRR	UART Break (P89LPC908 this bit position). When v	riting to th	is register	on the P89			chip reset C907 devices
AUXR1.5	-	Reserved							
AUXR1.4	-	Reserved							
AUXR1.3	SRST	Software Res		set by sof	tware, rese	ets the P89	DLPC906/9	907/908 a	s if a hardwar
AUXR1.2	0	This bit conta without interf			-		DPS bit I	oy increme	enting AUXR1
AUXR1.1	-	Not used. All	owable to	set to a "1	".				
AUXIVI.I			Calast C	hooses on	f t D	-4- D-:-4-			

Figure 13-1: AUXR1 Register

SOFTWARE RESET

The SRST bit in AUXR1 gives software the opportunity to reset the processor completely, as if an external reset or watchdog reset had occurred. If a value is written to AUXR1 that contains a 1 at bit position 3, all SFRs will be initialized and execution will resume at program address 0000. Care should be taken when writing to AUXR1 to avoid accidental software resets.

DUAL DATA POINTERS

The dual Data Pointers (DPTR) adds to the ways in which the processor can specify the address used with certain instructions. The DPS bit in the AUXR1 register selects one of the two Data Pointers. The DPTR that is not currently selected is not accessible to software unless the DPS bit is toggled.

Specific instructions affected by the Data Pointer selection are:

INC DPTR Increments the Data Pointer by 1.
 JMP @A+DPTR Jump indirect relative to DPTR value.

ADDITIONAL FEATURES

P89LPC906/907/908

• MOV DPTR, #data16 Load the Data Pointer with a 16-bit constant.

• MOVCA, @A+DPTR Move code byte relative to DPTR to the accumulator.

MOVXA, @DPTR Move data byte the accumulator to data memory relative to DPTR.

MOVX@DPTR, A Move data byte from data memory relative to DPTR to the accumulator.

Also, any instruction that reads or manipulates the DPH and DPL registers (the upper and lower bytes of the current DPTR) will be affected by the setting of DPS. The MOVX instructions have limited application for the P89LPC906/907/908 since the part does not have an external data bus. However, they may be used to access Flash configuration information (see Flash Configuration section).

Bit 2 of AUXR1 is permanently wired as a logic 0. This is so that the DPS bit may be toggled (thereby switching Data Pointers) simply by incrementing the AUXR1 register, without the possibility of inadvertently altering other bits in the register.

FLASH PROGRAM MEMORY

P89LPC906/907/908

14. FLASH PROGRAM MEMORY

GENERAL DESCRIPTION

The **P89LPC906/907/908** Flash memory provides in-circuit electrical erasure and programming. The Flash can be read and written as bytes. On-chip erase and write timing generation contribute to a user-friendly programming interface. The cell is designed to optimize the erase and programming mechanisms. The **P89LPC906/907/908** uses V_{DD} as the supply voltage to perform the Program/Erase algorithms. Additionally, serial programming using commercially available programmers provides a simple inteface to achieve in-circuit programming. The **P89LPC906/907/908** Flash reliably stores memory contents after 100,000 erase and program cycles (typical).

FEATURES

- · IAP-Lite allows individual and multiple bytes of code memory to be used for data storage.
- · Programming and erase over the full operating voltage range
- · Read/Programming/Erase using IAP-Lite
- · Any flash program operation in 2 ms (4ms for erase/program)
- · Serial programming with industry-standard commercial programmers allows in-circuit programming.
- · Programmable security for the code in the Flash for each sector.
- >100,000 typical erase/program cycles for each byte.
- · 256 byte sector size, 16 byte page size
- · 10-year minimum data retention.

INTRODUCTION TO IAP-LITE

The Flash code memory array of this device supports IAP-Lite programming and erase functions. Any byte in a non-secured sector of the code memory array may be read using the MOVC instruction and thus is suitable for use as non-volatile data storage. In addition, the user's code may access additional flash elements. These include UCFG1, the Boot Vector, Status Bit, security bytes, and signature bytes. Access of these elements uses a slightly different method than that used to access the user code memory.

USING FLASH AS DATA STORAGE

IAP-Lite provides an erase-program function that makes it easy for one or more bytes within a page to be erased and programmed in a single operation without the need to erase or program any other bytes in the page. IAP-Lite is performed in the application under the control of the microcontroller's firmware using four SFRs and an internal 16-byte "page register" to facilitate erasing and programming within unsecured sectors. These SFRs are:

- FMCON (Flash Control Register). When read, this is the status register. When written, this is a command register. Note that the status bits are cleared to '0's when the command is written.
- FMDATA (Flash Data Register). Accepts data to be loaded into the page register.
- FMADRL, FMADRH (Flash memory address low, Flash memory address high). Used to specify the byte address within the page register or specify the page within user code memory.

The page register consists of 16 bytes and an update flag for each byte. When a LOAD command is issued to FMCON the page register contents and all of the update flags will be cleared. When FMDATA is written, the value written to FMDATA will be stored in the page register at the location specified by the lower 6 bits of FMADRL. In addition, the update flag for that location will be set. FMADRL will auto-increment to the next location. Auto-increment after writing to the last byte in the page register will

FLASH PROGRAM MEMORY

P89LPC906/907/908

"wrap -around" to the first byte in the page register, but will not affect FMADRL[7:4]. Bytes loaded into the page register do not have to be continuous. Any byte location can be loaded into the page register by changing the contents of FMADRL prior to writing to FMDATA. However, each location in the page register can only be written once following each LOAD command. Attempts to write to a page register location more than once should be avoided.

FMADRH and FMADRL[7:4] are used to select a page of code memory for the erase-program function. When the erase-program command is written to FMCON, the locations within the code memory page that correspond to updated locations in the page register will have their contents erased and programmed with the contents of their corresponding locations in the page register. Only the bytes that were loaded into the page register will be erased and programmed in the user code array. Other bytes within the user code memory will not be affected.

Writing the erase-program command (68H) to FMCON will start the erase-program process and place the CPU in a program-idle state. The CPU will remain in this idle state until the erase-program cycle is either completed or terminated by an interrupt. When the program-idle state is exited, FMCON will contain status information for the cycle.

If an interrupt occurs during an erase/programming cycle, the erase/programming cycle will be aborted and the OI flag (Operation Interrupted) in FMCON will be set. If the application permits interrupts during erasing-programming, the user code should check the OI flag (FMCON.0) after each erase-programming operation to see if the operation was aborted. If the operation was aborted, the user's code will need to repeat the process starting with loading the page register.

The erase-program cycle takes 4ms to complete, regardless of the number of bytes that were loaded into the page register.

Erasing-programming of a single byte (or multiple bytes) in code memory is accomplished using the following steps:

- Write the LOAD command (00H) to FMCON. The LOAD command will clear all locations in the page register and their corresponding update flags.
- Write the address within the page register to FMADRL. Since the loading the page register uses FMADRL[5:0], and since the erase-program command uses FMADRH and FMADRL[7:4], the user can write the byte location within the page register (FMADRL[3:0]) and the code memory page address (FMADRH and FMADRL[7:4]) at this time.
- · Write the data to be programmed to FMDATA. This will increment FMADRL pointing to the next byte in the page register.
- Write the address of the next byte to be programmed to FMADRL, if desired. (Not needed for contiguous bytes since FMADRL is auto-incremented). All bytes to be programmed must be within the same page.
- · Write the data for the next byte to be programmed to FMDATA.
- Repeat writing of FMADRL and/or FMDATA until all desired bytes have been loaded into the page register.
- Write the page address in user code memory to FMADRH and FMADRL[7:4], if not previously included when writing the page register address to FMADRL[3:0].
- Write the erase-program command (68H) to FMCON, starting the erase-program cycle.
- · Read FMCON to check status. If aborted, repeat starting with the LOAD command.

An assembly language routine to load the page register and perform an erase/program operation is shown in Figure 14-2. A similar C-language routine is shown in Figure 14-3.

FLASH PROGRAM MEMORY

P89LPC906/907/908

FMCON		7	6	5	4	3	2	1	0
Address: E4h		_	-	_	-	HVA	HVE	SV	OI
Not bit address	sable					1			
Reset Source(s	s): Any reset								
Reset Value:									
BIT	SYMBOL	FUNCTION							
FMCON.7-4	-	Reserved.							
FMCON.3	HVA	• •	cle. Also						uring a program of a program or
FMCON.2	HVE	High voltage	e error. Se	et when an	error occu	urs in the h	nigh voltag	e generato	or.
FMCON.1	SV	Security vio sector or pa		t when an	attempt is	made to p	rogram, er	ase, or CF	RC a secured
FMCON.0	OI	Operation in	nterrupted	. Set when	cycle abo	orted due t	o an interr	upt or rese	et.

Figure 14-1: Flash Memory Control Register

```
;* Inputs:
; *
    R3 = number of bytes to program (byte)
      R4 = page address MSB(byte)
      R5 = page address LSB(byte)
; *
      R7 = pointer to data buffer in RAM(byte)
; * Outputs:
    R7 = status (byte)
      C = clear on no error, set on error
LOAD EQU
ΕP
      EQU
            68H
PGM USER:
            FMCON, #LOAD
                               ;load command, clears page register
      MOV
      MOV
            FMADRH,R4
                               ;get high address
      VOM
            FMADRL,R5
                               ; get low address
      VOM
            A, R7
                               ;get pointer into R0
      VOM
            R0,A
LOAD PAGE:
      MOV
            FMDAT,@R0
                              ;write data to page register
      INC
            R0
                               ; point to next byte
      DJNZ R3, LOAD PAGE
                               ; do until count is zero
      MOV
            FMCON, #EP
                               ;else erase & program the page
      VOM
            R7, FMCON
                               ; copy status for return
      MOV
            A, R7
                               ; read status
            A,#OFH
                               ; save only four lower bits
      ANL
      JNZ
            BAD
      CLR
                               ; clear error flag if good
      RET
                               ; and return
BAD:
      SETB
                               ;set error flag
      RET
                               ; and return
```

91 2003 Dec 8

FLASH PROGRAM MEMORY

P89LPC906/907/908

Figure 14-2: Assembly language routine to erase/program all or part of a page

```
unsigned char idata dbytes[16];
                                           // data buffer
unsigned char Fm stat;
                                     // status result
bit PGM USER (unsigned char, unsigned char);
bit prog fail;
void main ()
      prog fail=PGM USER(0x1F,0xC0);
bit PGM USER (unsigned char page hi, unsigned char page lo)
      {
            #define LOAD
                               0x00 // clear page register, enable loading
            #define EP
                               0x68 // erase & program page
            unsigned char
                               i;
                                     // loop count
      FMCON = LOAD;
                                     //load command, clears page reg
      FMADRH = page hi;
      FMADRL = page lo;
                               //write my page address to addr regs
            (i=0; i<16; i=i+1)
      for
                  FMDATA = dbytes[i];
      FMCON = EP;
                               //erase & prog page command
      Fm stat = FMCON;
                                     //read the result status
      if ((Fm stat & 0x0F)!=0) prog fail=1; else prog fail=0;
      return (prog fail);
```

Figure 14-3: C-language routine to erase/program all or part of a page

ACCESSING ADDITIONAL FLASH ELEMENTS

In addition to the user code array, the user's firmware may access additional flash elements. These include UCFG1, the Boot Vector, Status Bit, and signature bytes. Access of these elements uses a slightly different method than that used to access the user code memory. Signature bytes are read-only. Security bytes may be erased only under certain conditions.

IAP-Lite is performed in the application under the control of the microcontroller's firmware using four SFRs to facilitate erasing, programming, or reading. These SFRs are:

- FMCON (Flash Control Register). When read, this is the status register. When written, this is a command register. Note that the status bits are cleared to '0's when the command is written.
- · FMDATA (Flash Data Register). Accepts data to be loaded into or from the flash element.
- FMADRL (Flash memory address low). Used to specify the flash element.

The flash elements that may be accessed and their addresses are shown in Table 14-1.

FLASH PROGRAM MEMORY

P89LPC906/907/908

Table 14-1: Flash elements accesable through IAP-Lite

Element	Address	Description
UCFG1	00h	User Configuration byte 1.
Boot Vector	02h	Boot vector
Status Bit	03h	Status bit byte
Security byte 0	08h	Security byte, sector 0
Security byte 1	09h	Security byte, sector 1
Security byte 2	0Ah	Security byte, sector 2
Security byte3	0Bh	Security byte, sector 3
Mfgr Id	10h	Signature byte, manufacturer id
ld_1	11h	Signature byte,id 1
ld_2	12h	Signature byte,id 2

ERASE-PROGRAMMING ADDITIONAL FLASH ELEMENTS

The erase-program cycle takes 4ms to complete and is accomplished using the following steps:

- · Write the address of the flash element to FMADRL.
- Write the CONF command (6CH) to FMCON.
- · Write the data to be programmed to FMDATA.
- Read FMCON to check status. If aborted, repeat this sequence.

Writing the data to be programmed to FMDATA will start the erase-program process and place the CPU in a program-idle state. The CPU will remain in this idle state until the erase-program cycle is either completed or terminated by an interrupt. When the program-idle state is exited, FMCON will contain status information for the cycle.

If an interrupt occurs during an erase/programming cycle, the erase/programming cycle will be aborted and the OI flag (Operation Interrupted) in FMCON will be set. If the application permits interrupts during erasing-programming the user code should check the OI flag (FMCON.0) after each erase-programming operation to see if the operation was aborted. If the operation was aborted, the user's code will need to repeat the process.

READING ADDITIONAL FLASH ELEMENTS

The read cycle is accomplished using the following steps:

- · Write the address of the flash element to FMADRL.
- Write the CONF command (6CH) to FMCON.
- · Read the data from FMDATA

The read cycle completes in a single machine cycle and thus will not enter an idle state. It can be interrupted. However, there is no need to check status.

An assembly language routine to perform an erase/program operation of a flash element is shown in Figure 14-4. A similar Clanguage routine is shown in Figure 14-5. A Clanguage routine to read a flash element is shown in Figure 14-6.

FLASH PROGRAM MEMORY

P89LPC906/907/908

```
;* Inputs:
; *
   R5 = data to write(byte)
;* R7 = element address(byte)
; * Outputs:
     None
CONF EQU
            6СН
WR ELEM:
           FMADRL,R7 ; write the address FMCON, #CONF ; load CONF command FMDAT,R5 ; write the data
      VOM
      MOV
      MOV
           R7, FMCON
      VOM
                             ; copy status for return
      VOM
           A,R7
                              read status;
          A,#0FH
                          ;save only four lower bits
      ANL
          BAD
                              ;see if good or bad
      JNZ
      CLR
                               ;clear error flag if good
      RET
                               ; and return
BAD:
      SETB C
                               ; set error flag if bad
      RET
                               ;and return
```

Figure 14-4: Assembly language routine to erase/program a flash element

```
// status result
unsigned char
               Fm stat;
bit PGM EL (unsigned char, unsigned char);
bit prog fail;
void main ()
     prog fail=PGM EL(0x02,0x1C);
bit PGM EL (unsigned char el addr, unsigned char el data)
          #define CONF 0x6C
                                  // access flash elements
             = el addr;
                             //write element address to addr reg
     FMADRL
     FMCON = CONF;
                        //load command, clears page reg
     Fm stat = FMCON;
                             //read the result status
     if ((Fm stat & 0x0F)!=0) prog fail=1; else prog fail=0;
     return(prog fail);
     }
```

Figure 14-5: C-language routine to erase/program a flash element

FLASH PROGRAM MEMORY

P89LPC906/907/908

Figure 14-6: C-language routine to read a flash element

FLASH PROGRAM MEMORY

P89LPC906/907/908

USER CONFIGURATION BYTES

A number of user-configurable features of the **P89LPC906/907/908** must be defined at power-up and therefore cannot be set by the program after start of execution. These features are configured through the use of Flash byte UCFG1 shown in Figure 14-7.

UCFG1		7	6	5	4	3	2	1	0			
Address: xxxx	xh	WDTE	WDTE RPE BOE WDSE - FOSC2 FOSC1									
Default: 63h	0.44501	FUNCTION	EUNCTION									
BIT	SYMBOL	FUNCTION										
UCFG1.7	WDTE	cleared = 0, d	Watchdog timer reset enable. When set =1, enables the watchdog timer reset. When set =0, dusables the watchdog timer reset. The timer may still be used to general interrupt. Refer to Table 13-1 for details.									
UCFG1.6	RPE	may be used overriden and function as de	Reset pin enable. When set =1, enables the reset function of pin P1.5. When cleared, P ² may be used as an input pin. NOTE: During a power-up sequence, the RPE selection overriden and this pin will always functions as a reset input. After power-up the pin wil function as defined by the RPE bit. Only a power-up reset will temporarily override the selection defined by RPE bit. Other sources of reset will not override the RPE bit.									
UCFG1.5	BOE	Brownout Detect Enable (see section "Brownout Detection" on page 53).										
UCFG1.4	WDSE	Watchdog Sa	fety Enabl	e bit. Refe	r to Table	for details	S.					
UCFG1.3	-	Reserved (sh	ould rema	in unprogr	ammed at	zero).						
UCFG1.2-0	FOSC2-FSOC0	CPU oscillato additional info They are rese Watchdog osc Table and Ta P89LPC906.	ormation. Cerved for fu cillators, th	Combination iture use.\ lite crystal of	ons other th When FOSo oscillator co	an those C2:0 sele infiguration	shown beloct either the on is contro	ow should e internal f lled by RT	not be used RC or CCON. See			
	FOSC2-FOSC0	Oscillator Cor	nfiguration									
	1 1 1	External clock	cinput on 2	XTAL1.								
	1 0 0	Watchdog Os	cillator, 40	0KHz (+2	0/ -30% tole	erance).						
	0 1 1	Internal RC o	scillator, 7	.373MHz :	£2.5%.							
	0 1 0	Low frequenc	y crystal, 2	20 kHz to	100 kHz.							
	0 0 1	Medium frequ	ency cryst	tal or reso	nator, 100 I	kHz to 4 l	ИHz.					
	0 0 0	High frequence	cy crystal o	or resonate	or, 4 MHz to	12 MHz						
Factory defauthe internal R	ult value for UCFG1 C oscillator	is set for watch	ndog reset	disabled,	reset pin er	nabled, bi	rownout de	tect enable	ed, and usin			

Figure 14-7: Flash User Configuration Byte 1 (UCFG1)

FLASH PROGRAM MEMORY

P89LPC906/907/908

USER SECURITY BYTES

There are four User Sector Security Bytes (SEC0, ..., SEC3), each corresponding to one sector and having the following bit assignments:

SECx									
Address: xxx	xh	7	6	5	4 	3	2	1	0
		-	-	-	-	-	EDISx	SPEDISX	MOVCDISx
Unprogramm	ed value: 00h								
ВІТ	SYMBOL	FUNCTIO	N						
SECx.7-3	-	Reserved	Reserved (should remain unprogrammed at zero).						
SECx.2	EDISx	programm	Erase Disable x . Disables the ability to perform an erase of sector "x" in IAP mode. When programmed, this bit and sector x can only be erased by a 'global' erase command using a commercial programmer. This bit and sector x CANNOT be erased in IAP mode.						
SECx.1	SPEDISx	Sector Program Erase Disable x. Disables program or erase of all or part of sector x. This bit and sector x are erased by either a sector erase command (IAP or commercial programmer) or a 'global' erase command (commercial programmer).							
		programn	ier) or a 'g	liobal elas	e comman	d (comme	erciai progi	ammer).	

Figure 14-8: User Sector Security Bytes (SEC0 ... SEC3)

Table 14-2: Effects of Security Bits

EDISx	SPEDISx	MOVCDISx	Effects on Programming
0	0	0	None.
0	0	1	Security violation flag set for sector CRC calculation for the specific sector. Security violation flag set for global CRC calculation if any MOVCDISx bit is set. Cycle aborted. Memory contents unchanged. CRC invalid. Program/erase commands will not result in a security violation.
0	1	х	Security violation flag set for program commands or an erase page command. Cycle aborted. Memory contents unchanged. Sector erase and global erase are allowed.
1	х	х	Security violation flag set for program or erase commands. Cycle aborted. Memory contents unchanged. Global erase is allowed.

FLASH PROGRAM MEMORY

P89LPC906/907/908

Boot Vector

 BOOTVEC
 7
 6
 5
 4
 3
 2
 1
 0

 Address: xxxxh
 BOOTV4
 BOOTV2
 BOOTV1
 BOOTV0

Factory default value: 00h

BIT SYMBOL FUNCTION

BOOTVEC.7-5 - Reserved (should remain unprogrammed at zero).

BOOTVEC.4-0 - Boot Vector. If the Boot Vector is selected as the reset address, the **P89LPC906/907/908**

will start execution at an address comprised of 00H in the lower eight bits and this BOOTVEC as the upper bits after a reset. (See section "Power-On reset code execution"

on page 71).

Figure 14-9: Boot Vector (BOOTVEC)

Boot Status

 BOOTSTAT
 7
 6
 5
 4
 3
 2
 1
 0

 Address: xxxxh
 BSB

Factory default value: 00h

BIT SYMBOL FUNCTION

BOOTSTAT.7-1 - Reserved (should remain unprogrammed at zero).

BOOTSTAT.0 BSB Boot Status Bit. If programmed to '1', the P89LPC906/907/908 will always start execution

at an address comprised of 00H in the lower eight bits and BOOTVEC as the upper bits

after a reset. (See section "Power-On reset code execution" on page 71).

Figure 14-10: Boot Status (BOOTSTAT)

INSTRUCTION SET

P89LPC906/907/908

15. INSTRUCTION SET

Table 15-1: Instruction set summary

Mnemonic	Description	Bytes	Cycles	Hex code
	ARITHMETIC			
ADD A,Rn	Add register to A	1	1	28-2F
ADD A,dir	Add direct byte to A	2	1	25
ADD A,@Ri	Add indirect memory to A	1	1	26-27
ADD A,#data	Add immediate to A	2	1	24
ADDC A,Rn	Add register to A with carry	1	1	38-3F
ADDC A,dir	Add direct byte to A with carry	2	1	35
ADDC A,@Ri	Add indirect memory to A with carry	1	1	36-37
ADDC A,#data	Add immediate to A with carry	2	1	34
SUBB A,Rn	Subtract register from A with borrow	1	1	98-9F
SUBB A,dir	Subtract direct byte from A with borrow	2	1	95
SUBB A,@Ri	Subtract indirect memory from A with borrow	1	1	96-97
SUBB A,#data	Subtract immediate from A with borrow	2	1	94
INC A	Increment A	1	1	04
INC Rn	Increment register	1	1	08-0F
INC dir	Increment direct byte	2	1	05
INC @Ri	Increment indirect memory	1	1	06-07
DEC A	Decrement A	1	1	14
DEC Rn	Decrement register	1	1	18-1F
DEC dir	Decrement direct byte	2	1	15
DEC @Ri	Decrement indirect memory	1	1	16-17
INC DPTR	Increment data pointer	1	2	A3
MUL AB	Multiply A by B	1	4	A4
DIV AB	Divide A by B	1	4	84
DA A	Decimal Adjust A	1	1	D4
	LOGICAL			
ANL A,Rn	AND register to A	1	1	58-5F
ANL A,dir	AND direct byte to A	2	1	55
ANL A,@Ri	AND indirect memory to A	1	1	56-57
ANL A,#data	AND immediate to A	2	1	54

INSTRUCTION SET

P89LPC906/907/908

Mnemonic	Description	Bytes	Cycles	Hex code
ANL dir,A	AND A to direct byte	2	1	52
ANL dir,#data	AND immediate to direct byte	3	2	53
ORL A,Rn	OR register to A	1	1	48-4F
ORL A,dir	OR direct byte to A	2	1	45
ORL A,@Ri	OR indirect memory to A	1	1	46-47
ORL A,#data	OR immediate to A	2	1	44
ORL dir,A	OR A to direct byte	2	1	42
ORL dir,#data	OR immediate to direct byte	3	2	43
XRL A,Rn	Exclusive-OR register to A	1	1	68-6F
XRL A,dir	Exclusive-OR direct byte to A	2	1	65
XRL A, @Ri	Exclusive-OR indirect memory to A	1	1	66-67
XRL A,#data	Exclusive-OR immediate to A	2	1	64
XRL dir,A	Exclusive-OR A to direct byte	2	1	62
XRL dir,#data	Exclusive-OR immediate to direct byte	3	2	63
CLR A	Clear A	1	1	E4
CPL A	Complement A	1	1	F4
SWAP A	Swap Nibbles of A	1	1	C4
RL A	Rotate A left	1	1	23
RLC A	Rotate A left through carry	1	1	33
RR A	Rotate A right	1	1	03
RRC A	Rotate A right through carry	1	1	13
	DATA TRANSFER			
MOV A,Rn	Move register to A	1	1	E8-EF
MOV A,dir	Move direct byte to A	2	1	E5
MOV A,@Ri	Move indirect memory to A	1	1	E6-E7
MOV A,#data	Move immediate to A	2	1	74
MOV Rn,A	Move A to register	1	1	F8-FF
MOV Rn,dir	Move direct byte to register	2	2	A8-AF
MOV Rn,#data	Move immediate to register	2	1	78-7F
MOV dir,A	Move A to direct byte	2	1	F5
MOV dir,Rn	Move register to direct byte	2	2	88-8F
MOV dir,dir	Move direct byte to direct byte	3	2	85
MOV dir,@Ri	Move indirect memory to direct byte	2	2	86-87

INSTRUCTION SET

P89LPC906/907/908

Mnemonic	Description	Bytes	Cycles	Hex code
MOV dir,#data	Move immediate to direct byte	3	2	75
MOV @Ri,A	Move A to indirect memory	1	1	F6-F7
MOV @Ri,dir	Move direct byte to indirect memory	2	2	A6-A7
MOV @Ri,#data	Move immediate to indirect memory	2	1	76-77
MOV DPTR,#data	Move immediate to data pointer	3	2	90
MOVC A,@A+DPTR	Move code byte relative DPTR to A	1	2	93
MOVC A,@A+PC	Move code byte relative PC to A	1	2	94
MOVX A,@Ri	Move external data(A8) to A	1	2	E2-E3
MOVX A,@DPTR	Move external data(A16) to A	1	2	E0
MOVX @Ri,A	Move A to external data(A8)	1	2	F2-F3
MOVX @DPTR,A	Move A to external data(A16)	1	2	F0
PUSH dir	Push direct byte onto stack	2	2	C0
POP dir	Pop direct byte from stack	2	2	D0
XCH A,Rn	Exchange A and register	1	1	C8-CF
XCH A,dir	Exchange A and direct byte	2	1	C5
XCH A,@Ri	Exchange A and indirect memory	1	1	C6-C7
XCHD A,@Ri	Exchange A and indirect memory nibble	1	1	D6-D7
	BOOLEAN			
Mnemonic	Description	Bytes	Cycles	Hex code
CLR C	Clear carry	1	1	C3
CLR bit	Clear direct bit	2	1	C2
SETB C	Set carry	1	1	D3
SETB bit	Set direct bit	2	1	D2
CPL C	Complement carry	1	1	B3
CPL bit	Complement direct bit	2	1	B2
ANL C,bit	AND direct bit to carry	2	2	82
ANL C,/bit	AND direct bit inverse to carry	2	2	В0
ORL C,bit	OR direct bit to carry	2	2	72
ORL C,/bit	OR direct bit inverse to carry	2	2	A0
MOV C,bit	Move direct bit to carry	2	1	A2
MOV bit,C	Move carry to direct bit	2	2	92
	BRANCHING			
	DIAMOTING			

INSTRUCTION SET

P89LPC906/907/908

Mnemonic	Description	Bytes	Cycles	Hex code
ACALL addr 11	Absolute jump to subroutine	2	2	116F1
LCALL addr 16	Long jump to subroutine	3	2	12
RET	Return from subroutine	1	2	22
RETI	Return from interrupt	1	2	32
AJMP addr 11	Absolute jump unconditional	2	2	016E1
LJMP addr 16	Long jump unconditional	3	2	02
SJMP rel	Short jump (relative address)	2	2	80
JC rel	Jump on carry = 1	2	2	40
JNC rel	Jump on carry = 0	2	2	50
JB bit,rel	Jump on direct bit = 1	3	2	20
JNB bit,rel	Jump on direct bit = 0	3	2	30
JBC bit,rel	Jump on direct bit = 1 and clear	3	2	10
JMP @A+DPTR	Jump indirect relative DPTR	1	2	73
JZ rel	Jump on accumulator = 0	2	2	60
JNZ rel	Jump on accumulator 1 0	2	2	70
CJNE A,dir,rel	Compare A,direct jne relative	3	2	B5
CJNE A,#d,rel	Compare A,immediate jne relative	3	2	B4
CJNE Rn,#d,rel	Compare register, immediate jne relative	3	2	B8-BF
CJNE @Ri,#d,rel	Compare indirect, immediate jne relative	3	2	B6-B7
DJNZ Rn,rel	Decrement register, jnz relative	2	2	D8-DF
DJNZ dir,rel	Decrement direct byte, jnz relative	3	2	D5
	MISCELLANEOUS			
NOP	No operation	1	1	00

REVISION HISTORY

P89LPC906/907/908

16. REVISION HISTORY

2003 Dec 8

Initial release.

REVISION HISTORY

P89LPC906/907/908

INDEX P89LPC906/907/908

17. INDEX

A

```
Analog comparators 37, 73
configuration 73
configuration example 75
enabling 73
internal reference voltage 79
interrupt 74
power reduction modes 74
Analog comparators and power reduction 37
```

B

```
Block diagram 9
BRGCON
writing to 23
Brownout detection 53
enabling and disabling 53
operating range 53
options 54
rise and fall times of Vdd 53
```

\mathbf{C}

```
CLKLP 28
Clock
    CPU clock 25
    CPU divider (DIVM) 28, 29
    definitions 25
    external input option 27
    PCLK 25
    RCCLK 25
    wakeup delay 27
Clock output 26
```

D

Data EEPROM

INDEX P89LPC906/907/908

```
block fill 7, 25, 31, 35, 41, 47, 53, 59, 71, 73, 77, 79, 87, 89, 99, 103 hardware reset 7, 25, 31, 35, 41, 47, 53, 59, 71, 73, 77, 79, 87, 89, 99, 103 Dual Data Pointers 87
```

FLASH 7, 25, 31, 35, 41, 47, 53, 59, 71, 73, 77, 79, 87, 89, 99, 103 Boot Status 98 Boot Vector 98 features 89 hardware activation of the boot loader 71

power-on reset code execution 71

I

F

```
IAP programming 89
Interrupts 35
    arbitration ranking 31
    external input pin glitch suppression 32
    external inputs 31
    keypad 32
    priority structure 31
    wake-up from power-down 32
Interrutps
    edge-triggered 32
ISP programming 89
```

K

Keypad interrupt (KBI) 79

L

Low power (CLKLP) 28

M

Memory Code 24 Data 24

INDEX P89LPC906/907/908

FLASH code 89 organization 24

0

Oscillator
high speed crystal option 25, 26
low speed crystal option 25
medium speed crystal option 25
R-C option 26
watchdog (WDT) option 26

P

Pin configuration 7 Port 0 12, 13, 14 Port 3 12 **Ports** additional features 38 I/O 35 input only configuration 37 open drain output configuration 36 Port 0 analog functions 37 Port 2 in 20-pin package 37 push-pull output configuration 37 quasi-bidirectional output configuration 35 Power monitoring functions 71 Power reduction modes 54 normal mode 55 power down mode (partial) 55 Power-down mode (total) 55 Power-on detection 54

R

Real time clock 47
clock sources 47
interrupt/wake up 50
Reset 71
enabling the external reset input pin 71, 96
software reset 87
sources 71

INDEX P89LPC906/907/908

S

```
SFR
   AUXR1 87
   BRGCON 61
   CMPn 73
   KBCON 77
   KBMASK 78
   KBPATN 77
   PCON 56
   PCONA 57
   RSTSRC 72
   RTCCON 51
   SCON 62
   SSTAT 63
   TAMOD 42
   TCON 43
   TMOD 41
   TRIM 26, 27, 91
   UCFG1 96
   WDCON 81
SFRs
   undefined locations, use of 15
Special Function Registers (SFR) table 15, 18, 21
\mathbf{T}
Timer/counters 41
   mode 0 42
   mode 1 42
   mode 2 (8-bit auto reload) 42
   mode 3 (seperates TL0 & TH0) 43
   mode 6 (8-bit PWM) 43
   toggle output 45
TRIM (SFR)
   power-on reset value 23
U
UART 59
   automatic address recognition 68
   baud rate generator 60
   BRGR1 and BRGR0, updating 60
```

INDEX P89LPC906/907/908

```
double buffering in 9-bit mode 67
double buffering in different modes 66
framing error 61, 65
mode 0 63
mode 0 (shift register) 59
mode 1 64
mode 1 (8-bit variable baud rate) 59
mode 2 65
mode 2 (9-bit fixed baud rate) 59
mode 3 65
mode 3 (9-bit variable baud rate) 59
multiprocessor communications 68
status register 63
transmit interrupts with double buffering enabled (modes 1, 2 and 3) 66
```

W

Watchdog timer 79
feed sequence 80
timer mode 83
watchdog function 79
watchdog timeout values 82
WDCLK = 0 and CPU power down 84

P89LPC906/907/908

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit

Fax: +31 40 27 24825 http://www.semiconductors.philips.com.

For sales offices addresses send e-mail to:

sales.addresses@www.semiconductors.philips.com

© Koninklijke Philips Electronics N.V. 2003 All rights reserved. Printed in U.S.A.

Date of release: 12-03

Document order number:

9397 750 12491

Let's make things better.

Philips Semiconductors



